A method for evaluation of microcomputers for tactical applications. by Mastrakas, Marcos
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1980
A method for evaluation of microcomputers for
tactical applications.
Mastrakas, Marcos





















Thesis Advisor: U. R. Kodres









a. OOVT ACCKSSIOM MO. 1. acci^icmT's catalog nuMBEM
4 TITLE rand <uk(«rf«)
A Method for Evaluation of Microcomputers
for Tactical Applications
s. Tv^e OF mt^omr * ^cbioo covcped
Master's Thesis:
June 1980
a. PinPOMMIMO OAG. MOOMT NUMBCH
7. AuTmO«»/«> t. CONTHACT OM CMAnT HUMSeH^cj
Marcos Mastrakas
• . rCWFOWMINO OAOANIZATION NAME AnO AOOWtU
Naval Postgraduate School
Monterey, California 93940
to. ^nOGHAM ELCMCNT. PNOJECT, T ASK
AMI* * WOHK UNIT NUMCCnS





IS. NUMBCn OF PACES
189
14 MONlTONINC AGENCY NAME * AOONESSCd titttarmni It9m C<wiirollln« OtUeu)
Naval Postgraduate School
Monterey, California 93940
Ift- SCCuniTY CLASS, (ol iMa ripon)
Unclassified
\*m. OtCL AMI Fl CATION/ DOWN GWAOINC
tCMCOULE
l«. OISTMISUTION STATEMENT (ot iHIa MapartJ
Approved for public release; distribution unlimited
17. OlsrWiauTION statement raf m* «A«rr«e( mitf^ tm Bt»»k 30, II dHlmrmnt fran Htmft)
It supplementahy notes




tmamr mt4 14—tiltr »r Moek ntamkar)
Tactical application of microcomputer
systems
Performance capacity of computers
10 ABSTPACT (Conllnt— on ranrarma alda II nacaaamy mt4 mmttlllT kr •!•«* iwi>>f>
A method is proposed to evaluate the performance of micro-
computer systems in a specified tactical application. The
computational requirements of a tactical application are specified
in terms of performance parameters. The presently marketed
microcomputer and multi-microcomputer systems computational
performance capacities are also specified in terms of performance





edition of I MOV • It OatOLCTB
S/N 0I03-0I4- A«OI :
UNCLASSIFIED
tICuniTY CLAEtlFlCATlOM OF TMIS PAGE (Whan Data tnlarad)

UNCLASSIFIED
g»eu«wTv eu^Miinc^Tiow ow tmh »»o«r»<f.»
performance requirement, then the microcomputer system is
evaluated as a feasible system suitable for implementing the
tactical application. A case study using the attack aircraft
A6-E tactical system illustrates the evaluation method.
DD ForrtJ 1473 UNCLASSIFIED
1 Jill «3
^ —«.—.^..«—»«««__._«««»_«____^___S/N 0102-014-6601 ^ iteuaiw CbAMiricArioN o^ ^Nit ^Aoir**i««> om* *•«<•'•<>

Approved for public release; distribution unlimited




Lieutenant Commander, Hellenic Navy
B.S., Hellenic Naval Academy, 1962
Submitted in partial fulfillment of the
requirements for the degree of






A method is proposed to evaluate the performance of
microcomputer systems in a specified tactical application.
The computational requirements of a tactical application are
specified in terms of performance parameters. The presently
marketed microcomputer and multi-microcomputer systems com-
putational performance capacities are also specified in terms
of performance parameters. If the performance capacity is
not less than the performance requirement, then the micro-
computer system is evaluated as a feasible system suitable
for implementing the tactical application. A case study
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The microcomputer technology, which came into existence
in 1971, has grown from a low performance four binary digit
word length device CIritel 4004) to a high performance sixteen
binary digit word length computer, the Motorola MC 68000, in
1979.
The central processing unit (CPU) of the MC 68000 is
capable of addressing 16 Megabytes of memory, which is twice
the memory capacity of the CRAY-1, the world's fastest and
largest computer.
A thirty- two bit word length microcomputer system with
sophisticated architecture is soon to be announced. Clearly,
the advancements in Large Scale Integrated (LSI) and Very Large
Scale Integrated (VLSI) technologies are coming so rapidly that
just to keep up with the newest information is becoming a
challenge.
The Armed Forces, and the U.S. Navy in particular, have
long been pioneers in the development of new systems. The
development of large computer systems normally lags behind the
state of the art because of the length of development time.
Microcomputer systems are virtually nonexistent in tactical
applications. This may be attributed to a lack of knowledge
of their capabilities and to the rapid advancement of micro-




The intent of this thesis is to give the user the neces-
sary information and background in the area of microprocessors
and microcomputer systems and also to provide a method to
evaluate microcomputer systems for tactical applications, i.e.,
3Command Control Communications (C ), weapon systems, etc. At
the moment the only known systematic method for the evaluation
of computers for military use is the Military Computer Family
(MCF) report in 1976 [3]
.
B. MAJOR ISSUES
There are several major issues.
1. Processing Needs
Given an application described by parameters, such as:
(1) Number/per sec of loads, stores, compares.
(2) Number/per sec of additions, subtractions, etc.
(3) Number/per sec of floating point operations.
(4) Number/per sec of multiplies, divides.
(5) Number of instructions/bytes in the program and data.
2. Processing Capacity of LSI/VLSI Systems
Stated in terms of parameters:
a. Uniprocessor
(1) Number/per sec of stores, loads, compares.
(2) Number/per sec of additions, subtractions, etc.
(3) Number/per sec of multiplies, divides.
(4) Number/per sec of floating point operations.




Multi-single board computer on a Multibus [Intel 11].
3. Program Development Capability
a. Program Development Tools
(1) Hosted on large systems. The High Order Language (HOL)
Ada used as a program development tool for real-time
processing including microprocessor applications.
(2) Hosted on small development systems.
4. Selection Procedure
Selection of one or more processor families which




Standards for microprocessors are becoming increasingly
important for military and industrial market expansion.
However, the standards must be objectively chosen with appli-
cations engineers and user communities involved in the deci-
sions and must be "technology transparent" to provide continuity
and support for microcomputer development without stifling
innovation.
The idea of a standard military microprocessor archi-
tecture has the advantages of volume purchasing power and
logistic support cost savings; the disadvantage appears to
be a risk of not following the commercial mainstream.
The Defense Department's Ada HOL is being developed to
serve programming needs for real-time processing including
14

microprocessor applications, and is an example of one
potential microprocessor HOL standard [26]
.
D. APPLICATION TRENDS AND OPPORTUNITIES
The opportunities have never been greater for micro-
processors- - in computation, control, logic replacement and
special functions for industrial processing and defense
systems.
However, a variety of barriers discourages use of micro-
processors in many of the lower-volume application areas [26]
.
The three key barriers to rapid introduction of micro-
processors into military, in particular, the Navy systems
relate to:
1. Concerns for life-cycle supportability (for both
military and industrial applications where anticipated system
life is 15 years or longer)
.
2. The belief that the microcomputer performance in
military applications is not adequate.
3. The microcomputer technology is not compatible with
previously defined architectural standards. Because of large
prior investments in software tools and applications software
geared to the established hardware standards, there is reluc-
tance to undertake costly changes.
In terms of user requirements, DOD and industry appear to
have more in common than is generally perceived. Some military
systems do require radiation hardened devices. Fortunately,
2
the two primary approaches to radiation hardening--! L and,
15

to a lesser extent, silicon on sapphire- -may also provide
performance and economic advantages. However, a number of
military applications, such as radar and electronic counter-
measures, require very-high-speed signal processing in contrast
to the slower, general-purpose computation more commonly found
in commercial applications.
E. COMPOSITION OF THESIS
Section II presents a survey on the characteristics of
microprocessors/microcomputers, magnetic bubble memories.
Large Scale Integrated (LSI) and Very Large Scale Integrated
(VLSI) technologies, information about Department of Defense
(DOD) project Very High Speed Integrated Circuit (VHSIC) , and
some characteristics of different types of computers.
Section III presents a discussion of the use of computer-
3
systems in tactical applications (sensor control, C , weapons,
etc.), and the possibilities of using microcomputers instead
of the standard computer systems, i.e., AN/UYK-7 , 14, 20,
IBM-370/168, etc.
Section IV describes a method to evaluate the performance
of microcomputer systems in a specified tactical application.
It also gives to the evaluator the necessary tools in terms
of military requirements, software materials, and how to
compute the life cycle cost of a given system.
Section V presents the case study of the attack aircraft




Section VI makes a summary and presents certain conclu-
sions of the thesis.
Appendices A through D contain important information to
aid the evaluator's work.
Tables I through XVIII contain detailed information about
yP/yCs, the available OS for yCs, etc.
Finally, a glossary explains the terms and definitions
about yP/yC which are used in the text of this thesis and
elsewhere.
It is underlined here that this thesis is based solely




During the past 25 years the "computer revolution," as in
the past the "industrial revolution," has dramatically changed
our world and it promises to bring about even greater changes
in the near future.
In the middle 1960 's the advent of "microcomputers" has
both accelerated and expanded the impact of the "computer
revolution" [4]
.
The microprocessor (yP) is one of the latest developments
in computer technology. This device has all the functions of
the Central Processing Unit (CPU) of a computer on a tiny
piece of silicon. Such a device can fetch instructions from
a memory, decode and execute them, perform operations (arith-
metic and logical), accept data from input devices, and send
results to output devices. A microprocessor, together with a
memory and input/output devices, forms the "microcomputer"
(figures 1,2).
The microcomputer (yC) represents a very remarkable
achievement of engineering ingenuity and industrial know-how
at their best. The cost of simple yP chip is a few dollars,
and that of a complete yC, having a power similar to mini and
maxi computers, is a few thousand dollars.
New technologies, different architectures, and faster
memories are having an impact on the computer. From a labor-
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chip (Fig. 3) has evolved rapidly into a viable commercial
device. Likewise, the range of available components has grown
faster than anyone expected! New techniques will produce
devices using the above chips, with capacity from 1 M bits in
1979 to 4 M bits in 1980 and 16 M bits in 1985-87 (i.e., chip
T I B 1000) [9]
.
Magnetic bubble memories are best suited for use in bulk
and auxiliary storage systems. Initial applications have been
in microcomputer storage. MBM's are becoming cost competitive
with small floppy disks. MBM's have high packing density and
can be mounted on the same PC board as the CPU.
Aerospace and military applications will use a significant
number of MBM devices, which replace mechanical devices (pri-
marily airborne head-per- track disk units). Due to reliability
(i.e., with a 10 probability of error, mean time between
errors is 55 hours, but when corrected can be over 500,000
years!), and nonvolatility (i.e., information is maintained
even with power loss), bubble memories are ideal for replac-
ing satellite tape recorders (10 Khr MTBF's) [14]. Due to
ruggedness, bubble memories are suitable for tanks, backpacks
and other severe environmental/mechanical-stress conditions.
MBM's can replace special ruggedized cassettes now used for
data acquisition and program loading.
The following figures 4 and 5 give characteristics, ad-
vantages and disadvantages of MBM's which presently compare




Fig 3a Space saver. Availability of INTEL MBM and supporting
LSI family of control and driver circuits reduce space, com-
ponent count for 1Mbit bubble system by order of magnitude,





Fig 3b Complete One Megabit Memory System (shown actual size
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Fig. 4 Characteristics of different kind of
memories. (From: "Distributed Micro/





MBMs vs. Floppy Disk
1) Higher reliability
2) Non-mechanical




1) Storage media not
readily changed
MBMs vs . RAM
1) Non-volatile
2) More bits/device




MBMs vs. ROM or PROM
1) Programmability
2) More bits/device




Figure 5. Comparison between MBMs and other memories
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Technology has produced, and is continuing to produce,
LSI and VLSI (large and very large scale integrated) compon-
ents of increasing complexity and power. Yet it is difficult
to identify the best or even the many ways in which this
powerful new tool, VLSI, might be exploited [25].
The design of electronic equipment will change rapidly
once VLSI, in the coming years, becomes a key component in
the industry [24]
.
The Pentagon's Very-High-Speed Integrated Circuits (VHSIC)
project was initiated by DOD to develop VLSI signal processors
with several hundred times higher speed and computing power
than today's LSI devices [29].
The goal of the project is pilot production in 1986 of
processors containing 250,000 gates, operating at clock speeds
of at least 25 MHZ, and performing several million to several
billion operations per second. VLSI circuits are also needed
to reduce the power consumption, weight, and size of military
electronics. These reductions will, in turn, lead to lower
life-cycle costs; lower needs for primary power, deck space,
air-conditioning, and the like. The costs of primary power
and weight in a satellite, for example, are at least $2000/W
and $5000/Kg, respectively. About $20 million would be saved
on power costs alone by a reduction of ImW in the average
operating power per circuit. The cost of integrated circuits,




Military equipment that will use VHSIC are the following:
° SONAR - Acoustic signature analyzers used in the BQQ-
5
and the BQQ-6 processing subsystem in strategic (Trident) and
attack submarines; the MK-48 processor in homing torpedoes;
and in the Proteus processor used in antisubmarine warfare
aircraft.
° RADAR - Signal processors for radar systems in the E-2C
and E-3A airborne early warning systems; in advanced fighters
(F-14, F-15, F-18) and interdiction aircraft (A-6) for all
weather bombing; and in stand-off target acquisition systems
(SOTAS).
° MISSILE GUIDANCE SATELLITES - Processors of radar and
infrared sensor data for inertial navigation (Global Position
Satellite) , and processors for target recognition, proximity
fusing, and clutter rejection in air-to-air missiles (Phoenix,
Sparrow, Sidewinder), surface-to-air missiles (Patriot, Hawk),
and submarine- launched cruise missiles.
° COMMUNICATIONS - Spread spectrum and time dispersion
modulators and demodulators, error correction coders and de-
coders for digital voice transmission (ANDVT) and battlefield
communications (REMBASS, Seek Talk, SINGGARS)
.
° SIGNAL INTERCEPT ANALYSIS- Signal modulation analyzers
and signal classifiers for scan receivers (ALR-66, ALR-d7).
° ELECTRO-OPTICAL PROCESSORS - Processors of electro-
optical data for more detail and for estimation of target




The microcomputer has basically the same capabilities
and limitations as any other computer. These are:
1. Speed : Extremely rapid rates.
2. Flexibility : May be programmed to solve many types
of problems.
3. Repetitive Operation : Perform similar operations
thousands of times, without becoming bored, tired,
or careless.
4. Accuracy : As specified by the programmer.
5. Intuition: Has no intuition. A man may suddenly
find the answer to a problem without working on
details, but a computer can only proceed as ordered
[4].
The microcomputer offers a number of advantages to the
design and production engineer, namely: 1) smaller size and
weight, 2) greater reliability and flexibility, 3) component
standardization, 4) shorter design cycle time, and 5) lower
cost.
Economies associated with the "computer-on-a-chip" have
resulted in the availability of systems with the functionality
and performance of larger computer systems at a cost which is
up to two orders of magnitude smaller.
Multi-microcomputer systems are presently designed and
will be in a large number of applications, such as control of
electric power, nuclear power generating facilities, etc.
The reasons why these systems are useful in many appli-
cations are several. Figure 6 tabulates the advantages and

















2. More dependence on com-
munications technology
3. Unique expertise needed
during design and
development phase
Figure 6. Advantages and disadvantages of multi-
microcomputer systems.
The March 1979 Quarterly Report for the Chemical Fund,
Inc. states that: "Many analysts foresee a proliferation of
intelligent electronics so widespread over the next ten years
that the 1980' s may be known as the Microcomputer Decade."
It is estimated that the annual demand for microcomputers
may reach 300 million units by 1984, and triple that number
may be in use by the end of this decade.
The following table I and figure 7 present the character-





Different Types of Computers
General
Characteristics
IBM DEC UN IVAC UN IVAC ZILOG
370/168 PDP 11/45 AN/UTK-7 AN/UYK-20 Z-8000*
Type Maxi Mini Maxi Mini Micro
Construction Standard Coiiuiu Comm. Mil. Mil. Coiimu
Word Length (in bits) 32 16 32 16/32 16
Processor Add Time
(in yS)
0.13 0.90 1.50 0.75 0.75























Multi-User Op. System Yes Yes Yes No Yes
Real-Time O.S. Yes Yes Yes Yes Yes
Security Yes Yes Yes No No
Memory Capacity




















250 K 80 K 1300
K = Thousands, M = Millions, Comm. = Commercial , Mil .= Military
*This information is for a single-board computer (SBC) and






















Comparison of execution times between
"MINI" PDP 11/45 and "MICRO" Z-8000.
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III. THE USE AND PERFORMANCE REQUIREMENTS FOR
COMPUTER SYSTEMS IN TACTICAL APPLICATIONS
A. GENERAL VIEW
The use of computers in tactical applications in the
Navy really got off the ground around 1960, with the fleet
ballistic missile submarines (SSBN) and the Naval Tactical
Data System (NTDS)
.
The submarine's missile and navigation systems contained
several computers, and the NTDS was a complete automation of
the ship's Combat Information Center (CIC) . The Airborne
Tactical Data System (ATDS) , an airborne extension of NTDS,
followed soon after [10]
.
Some of* the most well known computer systems which are
in use today for tactical applications are MAXI and MINI, as
IBM 370/168, AN/UYK-7, AN-UYK-14, AN/UYK-20, etc. Although
the microcomputer systems are not used for tactical applica-
tions, the use of microprocessors as integral components of
computer's peripherals, in order to make them more intelligent
(i.e., RD-358 magnetic tape, display consoles, etc.) is
virtually impossible to enumerate.
The complete spectrum of current tactical applications
will be surveyed starting with those of sensor control and




Radar, sonar and electronic warfare devices are the prime
examples. These analog devices use computers for converting
incoming signals from analog to digital form, and for auto-
matic detection and classification of targets, track corre-
lation and automatic tracking. Without a computer, a typical
real-time electronic warfare system depends on the operator's
ability to spot significant signals, to analyze and pass the
information to CIC. Using the Automatic Detection and Track-
ing (ADT) radar system, it is possible to track simultaneously
hundreds of targets, whereas a human operator is only able to
handle up to four targets.
1. Single-Function, Stand-Alone Systems
Most familiar and widely used systems are the naviga-
tions systems, such as Satellite, Inertial, OMEGA, LORAN,
TACAN, and autopilots. The F-14 uses a computer to control
its variable wing angle and the A- 7 has an automated in-flight
engine monitor system.
C. COMMAND AND DISPLAY
In the area of operations, the most well known computer-
ized systems are the Command and Control (or real-time combat
direction) systems. Such systems are the NTDS, ATDS, Marine
Tactical Data System CMTDS) and the AEGIS Combat System,
detailed in figures 8, 9.




















































Analog to Digital Converters
These are used in order to convert the information
from the sensors (radar, sonar, EW/ESM, etc.) into digital
form and enter directly into the digital computer.
2 Computing Equipment
The heart of these systems is a central computer
system(s) complex with various man/machine interface devices,
in order to perform necessary calculations, in accordance
with stored programs, and provide a picture of the current
situation to the operator for further exploitation.
3. Communications Equipment
The crucial need of exchanging information rapidly
between the elements of a unit or between different forces,
requires the use of high-speed data-links. Via these data-
links, the computers can communicate very fast (by having
the appropriate data) in order to provide the necessary
information for the operations.
4. Communications
Digital computers are excellent communication tools.
They can interface directly with dedicated equipment; they
can detect and correct errors in the messages; they can be
used as controllers and multiplexers for communicating
asynchronously through several devices simultaneously. Some
examples are:
a) Ship- to- shore communication
b) Ship-to-ship communication
c) Inter-computer data links
36

d) Automatic and semi-automatic aircraft control
links
e) Missile and drone guidance
f) Telemetry




The human interface for the computed information is
the visual console display, where the operator finally has
to make his own decisions.
6. Test Equipment
It may sound unusual to use the words "test equipment"
in a paper about tactical applications, but it is absolutely
necessary to examine this type of equipment because without
it, it is not feasible to verify the operational readiness of
the equipment used in tactical applications.
The automatic test equipment systems can be made to
test anything, from tanks to turbines and to total aircraft
systems. A notable example is the "Versatile Avionics Shop
Test" (VAST) which determines the status of the system of an
aircraft and what maintenance is needed when a plane returns
to the aircraft-carrier. The microcomputers in these systems
will make them more powerful, faster and cheaper.
D. WEAPONS CONTROL
This type of system obviously must be capable of standing




Modern naval warfare requires storage o£ large amounts of
information concerning the location, movement, and character-
istics of friendly and enemy units. The air warfare problem
requires that fire control computers be almost fully automatic
with little need for manual operation.
Today, all new combat ships and aircraft are being built
with digital fire control systems, and original equipment on
most older units is being retrofitted with digital computers.
U.S. Navy has adopted two computers to be standard naval ship
tactical digital processors, AN/UYK- 7 which can be configured
for either small or large fire control system applications,
and AN/UYK-20 which is designed to meet most of the small and
medium-sized needs.
In the area of weapons control, typical tasks performed
by today's digital computers include director positioning,
automatic target acquisition and tracking, computation of all
gun or missile orders, weapons selection, weapons firing, and
control of operator's display consoles. It is believed that
in the near future all these tasks will be solved by micro or
multi-microcomputer systems.
E. GUN CONTROL
This system is responsible for acquiring, locking onto
and then tracking the target; solving the ballistics control
problem continuously, and finally, guiding the weapon's bear-
ing and elevation, after receiving ship's data concerning
course, speed, roll-pitch and wind speed and direction.
38

Coupled with a scanning radar, a digital computer or
microcomputer system can be used to allow the radar to track
selected targets while searching for new contacts. By this
way, several different contacts can be simultaneously engaged.
F. GUIDED MISSILE CONTROL
In the AEGIS system tests conducted in 1975, two standard
missile firings destroyed two low altitude supersonic missile
targets simulating attacks on an aircraft and an aircraft
carrier. Each target was shot down with only one human action
--the closing of the firing key [10].
Digital computers have been combined with phased-array
radar. In this radar, the transmitted radar beam is steered
in bearing and elevation by varying the phases of the signals
transmitted by each of the elements on each antenna face.
This radar and the digital computer system associated with
it can do all of the following automatically:
° Track-while-scan.
° Conduct a continuous 360-degree search.
° Transmit mid course guidance commands to several
missiles in flight, each missile being aimed at a
different target. When the missile acquires the
target terminal guidance by the missiles own sensors
takes over.
° Automatically initiates countermeasures when jamming
is detected.
The combination of all the above features in the digital
control system gives the missiles capability to achieve far
greater ranges than their predecessors.
39

G. A CRITICAL QUESTION ABOUT MICROCOMPUTERS
The previous paragraphs examined the use of the computer
systems in general tactical applications. At this point the
question is:
"Would it be possible, in the near future, to use computers
which are similar to today's commercial microcomputers
for tactical applications?"
It is believed that even the most pessimistic expert on
computer technology will give an affirmative answer, because
of the following reasons:
1. The use of the yC in areas of science and engineering
similar to tactical applications increased rapidly in the last
five years, and much more increase is expected in the future.
2. The general capabilities of the newest yC are
approaching the minicomputer and in some areas exceed those
of mini computers.
3. The dimensions and the weight of the yC are very
small.
4. The possibility of using many (up to 8 recently and
16 in the near future) single-board yCs in parallel (multi-
microcomputer systems) in order to achieve the same results
as a single maxi or a large mini computer. The advantages
are: reducing the cost approximately 10 to 1 and increasing
the capabilities of weapons (i.e., surface-to-surface short
range missiles)
.
5. The low hardware cost of any yC system in comparison
with mini or maxi computers; and
40

6. The need for increased effectiveness of weapon
systems in order to remain competitive or become superior to
adversaries.
For all these reasons above, it is believed that very
soon the yC systems will take their proper place in the Armed
Forces and in this way even the smallest combat unit can
afford a powerful new tool.
41

IV. METHOD OF EVALUATION
The major questions, to be answered when evaluating
microcomputer systems for a particular application are:
1. Will the system have enough computing capacity to
satisfy the computational requirements?
2. For the systems which have enough computing capacity,
will the systems have support software, pass military
qualifications, have multiple sources, etc.?
Question 1 above is addressed in two parts:
Computing capacity of uniprocessors.
Computing capacity of multi-microcomputer systems.
Question 2 above is developed in two parts:
Additional important criteria.
Desirable features.
A. COMPUTING CAPACITY OF UNIPROCESSORS
The measures of capacity which significantly limit the
computational capacity are:
° Read only memory (ROM) capacity.
° Random access memory (RAM) capacity.
° Auxiliary memory capacity, disks, tapes, etc.
The memory capacity limits have played an important role
in the past because the original requirements of the problem
changed and caused an overflow which in turn caused the use
of more unicomputers or a revision of the original program
to fit into the existing memory. In all cases, substantial
42

unanticipated expenditures were required to adjust the system
to the new requirements.
With microcomputer systems, the memory size limits range
from 1-2 Kbytes, on single chip computers, to 65 Kbytes on
single board computers, to 16 Mbytes in the newest 16-bit
systems. Tables VI, IX, X, and XI tabulate the implemented
memory sizes for typical microcomputer systems.
A widely used performance capacity measure is Million
Instructions Per Second, MIPS. This measure is misleading
because of the wide range of instruction execution times with
microcomputers. At least four different categories of instruc-
tions must be distinguished to give the crudest measures:
° INTEGER Additions, Subtractions and Comparisons.
° INTEGER Multiplications.
° FLOATING Point Additions and Comparisons.
° FLOATING Point Multiplications and Divisions.
The case study in the following chapter distinguishes
between twelve basic functions and thus gives a more refined
evaluation of a system.
The performance capacity of a system to carry out required
calculations depends on the mix of calculations. The commonly
used mixes are: Gibson, Real-Time, Message Processing (table
Ila) [29].
The attached Basic program was written in order to calcu-
late performance capacities of representative computer systems,




Performance Capacities of Different Computer Systems.
Three commonly used mixes are summarized bel(DW.
System Mix Gibson Real-Time MessageProcessing
Fixed (single prec.i
Add/Subtract 0.061 0.16 0.05
Multiply 0.006 0.05 0.005
Divide 0.002 0.02 0.005
Logical
Compare 0.038 0.12 0.01
Shift (6 bits) 0.044 0.05 0.03
And/Or 0.016 0.04 0.15
Control
Load/Store 0.312 0.33 0.47

















systems, using three common instruction mixes (Gibson, Real-
Time and Message Processing). Table lib contains the instruc-
tion times (in us) for these computers.
The results of these calculations are given in table lie.
In order to answer the question, whether or not a given
computer system has the performance capacity to satisfy the
requirements of an application, one must characterize the
application in terms of the instruction mix and the number
of instructions in this mix to be executed each second. If
the capacity of the computer exceeds the requirements, the
computer system can be used to carry out the calculations.
If the capacity of the computer is smaller than the stated
requirements, then either a faster computer must be found or
a multicomputer system must be used.
B. COMPUTING CAPACITY OF MULT I -MICROCOMPUTER SYSTEMS
The computing capacity of a uniprocessor system is a
serious limitation for applications which at the design stage
fit comfortably into a uniprocessor, but several years later
outgrow the capacity of uniprocessor. Historically this has
been the case with tactical systems, such as NTDS. Even for
the newest tactical system, AEGIS, the number of computers in
the system has been growing.
A uniprocessor system designed during 1960-70 was not
designed to be a building block of a multicomputer system.
The microcomputer systems, on the other hand, were specifi-




Performance Capacities of Different Computer Systems
Instruction times (in ys) for different computers.
T , ^. AN/UYK AN/UYK M/UYK .^^^ ^i™^ ^q}'?? .q^..Instruction ' ' ,' 6800 8086 8000 68000




1.5 1.5 2.0 5.0 0.6 1.0 0.5
MUL (16 bits) 7.5 4.2 5.3 72.0 26.0 18.75 5.4
DIV (16 bits) 14.5 7.2 10.6 98.0 32.0 23.7 10.9
Logical
CCMPARE (reg.
immediate) 1.1 1.2 2.0 2.0 3.0
1.75 1.4
SHIFT (6 bits,
register) 1.75 3.5 2.7
12.0 2.4 1.75 1.3










































3.5 4.5 3.5 4.0 2.0 2.5 0.5
3.25 4.5 5.8 4.0 4.0 4.0 4.0
4.0 4.0 4.2 18.0 21.2 9.0 4.9
Note: Some given times are coming from separate calculations (MUL and DIV
for MC6800), despite lack of such instructions in these computers.
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10 REM ** PROGRAM WRITTEN IN TRS-80 DISK BASIC.
20 REM ** THIS PROGRAM CALCULATES PERFORMANCE CAPACITIES OF
30 REM ** REPRESENTATIVE COMPUTER SYSTEMS USING THREE COMMON
40 REM ** INSTRUCTION MIXES. THESE MIXES ARE GIBSON, REAL-
50 REM ** TIME, AND MESSAGE PROCESSING.
60 CLEAR 5000
70 DIM B(8, 12), G<8, 13), R(8, 13), M<8, 13)
80 DIM N<20),P(8,3),C<3,20)
85 INPUT "DO VOU WISH TO CREATE A NEW FILE <V/N)";A$
86 IF A$ = "N" THEN 670
90 REM ** INPUT COMPUTER CHARACTERISTICS
100 INPUT "HOW MANV SYSTEMS DO VOU WISH TO EVALUATE ?";N
105 INPUT"ENTER NUMBER OF CONSTANTS";
M
110 FOR I = 1 TO N
120 INPUT"ENTER SYSTEM NAME";N$(I)
140 FOR J = 1 TO M




180 REM ** INPUT INSTRUCTION MIX CONSTANTS
181 INPUT"DO VOU WISH TO ENTER NEW MIX CONSTANTS <Y/N)";A$
182 IF A$ = "N" THEN 790
190 FOR I = 1 TO 3
200 IF I = 1 THEN PRINT"ENTER GIBSON CONSTANTS"
210 IF I = 2 THEN PRINT"ENTER REAL-TIME CONSTANTS"
220 IF I = 3 THEN PR INT"ENTER MESSAGE PROCESSING CONSTANTS"
230 FOR J = 1 TO M
240 PRINT"ENTER EVALUATION CONSTANT "J
250 INPUT C(I,J)
260 NEXT J
265 REM ** STORE INSTRUCTION MIX DATA TO DISK
270 NEXT I
271 OPEN"0", 1, "MIXDATA/TXT"
272 PRINT#1,M
273 FOR K = 1 TO 3







280 REM ** PERFORM CflLCULflTIONS
290 FOR I = 1 TO N
200 FOR J = 1 TO M
210 G<LJ) = B<LJ) C(LJ)
220 R(LJ) = B(LJ) C<2,J)
220 M(LJ) = B(LJ) * C(2.J)
240 NEXT J
250 NEXT I
270 FOR I = 1 TO N
280 Gl = 0: Rl = 0: Ml =
290 FOR J = 1 TO M
400 Gl = G(LJ) + Gl
410 Rl = R<LJ) + Rl
420 Ml = M<LJ) + Ml
420 NEXT J
440 PC LI) = Gl
450 P<L2) = Rl
460 P(L2) = Ml
470 NEXT I
475 REM * PRINT OUTPUT
480 LPRINT TflB<25) "TABLE"
485 LPRINT; LPRINT: LPRINT
490 LPRINT TflB<12) "PERFORMANCE CAPACITIES OF DIFFERENT
COMPUTER SYSTEMS"
495 LPRINT : LPRINT : LPRINT : LPRINT




520 FOR I = 1 TO N
520 LPRINT TAB(12)N$<I)TAB<29)
P(L 1)TAB<41)P<L 2)TAB<5b)P<L 2)
525 LPRINT
540 NEXT I
545 INPUT"DO VOU WISH TO SAVE DATA TO DISK (V/N)";A$
546 IF A$ = "N" THEN 1000
550 REM ** STORE DATA IN A DISK FILE
560 OPEN"0"> L "PERFDATA/TXT
565 PRINT#L N, M
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570 FOR I = i TO N
580 PRINT«1,N$(I)
590 FOR J = 1 TO M
600 print#i,g<:lj)'R<I'J>'M<lj)
610 NEXT J





666 REM° * INPUT SYSTEM PERFORMfiNCE
CHflRflCTERISTICS
670 OPEN" IM. "PERFDflTfl/TXT"
675 INPUTttl. N, M
680 FOR I = 1 TO N
690 INPUT#i.N$(I)
700 FOR J = 1 TO M
710 INPUT#1. G(L J). R(L J). M<L J>
720 NEXT J





785 REM **'^INPUT INSTRUCTION MIX
DATA FROM DISK
790 OPEN" TM. "MIXDflTfl/'TXT"
800 INPUT«1, M
810 FOR K= 1 TO 2










PERFORMANCE CAPACITIES OF DIFFERENT COMPUTER SVSTEMS
SVSTEM GIBSON REAL-TIME MSG. PROCESSING
AN/UVK-7 1. 3226 2. 067 1. 42955
AN/UVK-20 2. 27S2 2. 1276 1. 7785
AN/UVK-i4 2. 1297 2. 22 1. 7297
MC-6S00 6. 227 9. 46 4. 228
INTEL-80S6 4. 391 4. 192 2. 5804
Z-S000 2. 42265 2. 209 2. 00875
MC-68000 1. 62175 1. 5795 1. 2259
Note: The number in the above table refers to the
number of instruction mix per microsecond.
A typical multi-microcomputer system consists of single board
computers, each of which contains a processor (Proc) , input/
output interfaces (I/O), real-time clocks (RTC) , interrupt
control (IC) and private memory. The single board computers
are connected by a system's bus, which allows common shared
memory to be used for passing information between such system
almost at the same rate as a computer accesses its private
memory. Typically, up to sixteen such single board computers
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can be put into one system. A representative multi
microcomputer system is shown in figure 10.





















Figure 10. A multi-microcomputer system.
The computational capacity of such systems depends on the
single board processors.
Each processor adds memory capacity as well as processing
capacity to the system. If the processes can be partitioned
among the processors in such a way that each processor is
working near its performance capacity and relatively little
information is shared between the processors, then n processors




If, on the other hand, much information needs to be
shared, the system's bus may become a serious bottleneck to
the performance capacity. Experimental evidence indicates
that if the system's bus is used at 50% or less of its capac-
ity, the performance of each single board processor is not
affected. The system's bus usage at 75% capacity caused a
loss in performance capacity of about 10% in the system. Use
of the bus beyond 80% capacity causes serious losses in per-
formance of the system.
In order to predict the system's bus usage, the number of
external variables stored in common memory and the frequency
of updates must be estimated. Each time the variable is used
by another process resident in another single board computer,
another access of the system's bus is necessary. Therefore,
the bus use estimate is based on the number of variables
multiplied by the frequency of updates and usages multiplied
by the bus transaction time of the common memory reference.
In the case study in the following chapter, the system's
bus usage is a minor percentage of bus capacity and hence the
performance capacity is a multiple of the performance capaci-
ties of the individual computers in the system.
Because the performance of the multi-microcomputer system
depends on the partitioning of the processes into relatively
independent partition elements, the performance capacity is
dependent on the application and therefore must be studied in
the context of the application. If the bus usage remains less
than 50% of bus capacity, the performance capacity is the sum
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of the performance capacities of the single board computers
in the system.
C. ADDITIONAL IMPORTANT CRITERIA
1. Military Qualifications
a. Dimensions
As it is known, there are a lot of restrictions
in warships, submarines, and especially in aircraft and heli-
copters about additional equipment, because of the restricted
space in these units. Some examples of these restrictions
are given below:
(1) The door openings in surface ships are 26 x 60 inches.
(2) The diameter of hatch openings in submarines is 21
inches.
Therefore, the smaller the size the more acceptable.
b. Weight
Another important factor which must be very care-
fully examined is weight, because for any equipment destined
for fast boats, aircraft, helicopters, spacecraft, and satel-
lites, equipment must be as small as possible. It must be
kept in mind that for an extra pound of weight in an aircraft
and similar vehicles, they must add seven pounds weight of
additional material to its construction [30]; that means the
ratio of extra weight in these cases is seven to one. On the
other hand, speaking about fast boats, it must be kept in mind





To operate the microprocessors in most of the new
systems, requires a five (5) to twenty (20) volt power supply.
However, many of these power supplies are not regulated and
ships are famous for having fluctuations, and part or total
loss of electrical power. The necessary prerequisites are
that the system has a regulated power supply that can with-
stand fluctuations of 10%, based on the maximum fluctuations
that most shipboard electronic equipment must be able to with-
stand without degradation, and also has a back-up battery
with automatic cut-in as power fails. If the system does not




(1) Temperature : It has to withstand temperature ranges
of 32 to 100 degrees Farenheit to remain in contention.
(2) Humidity : It has to be operable under relative
humidity between 10% and 90%.
(3) Shock Mounts : It has to provide shock mounts for the
units
.
In order for a microcomputer to be able to with-
stand these extremes of temperature and humidity, power supply
cooling features have to be incorporated into the computer.
2. Reliability
a. Time of Failure/Repair
The minimum "mean Time Between Failures" (MTBF)
of 3,000 hours is required for a unit to remain in contention
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and receive further evaluation. The maximum of 60 minutes is
allowed for "Mean Time To Repair" (MTTR) , utilizing the manu-
facturer's recommended spare parts allowance. It should not
be contingent on any extraordinary technical training either.
b. Manufacturers
To determine the best manufacturers of the major
components of the system, such as microprocessors and periph-
erals, is not an easy job, especially when a company is new
and small. Therefore, the size of the company, and how long
it has been in this kind of business is a very important
factor.
3. Maintainability
One of the most important factors to be examined is
the availability of replacement parts when a failure occurs
to the system. This factor, it can be said, is more important
than that of the time between failures.
To simplify maintenance, a diagnostic package, con-
taining the following, must be included:




In the area of chips that are used, it is more reli-
able to use the expensive chips that are normally soldered
on the boards than those that plug- in.
In order for the system to remain continuously up-
dated, it must be included in maintenance support, which is
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the manufacturer's obligation for any software or hardware
changes to the system.
If a training program for the maintenance and operator
personnel is available, that will be counted as an advantage.
4. Programming Languages for Microprocessors
Programs can be written at various levels. Machine
and assembly language do not require much software or hard-
ware support and can produce very efficient programs. These
languages, however, are machine-dependent and difficult and
time-consuming for the programmer to use. High-level or
procedure-oriented languages are not machine-dependent and
are significantly easier to use but require a large amount
of software and hardware support and usually produce ineffi-
cient programs (figure 11)
.
No less than twenty different microprocessor languages
are in use today. Languages can be classified in several ways,
considering the use for which they are best suited. Most yC
applications seem to be in the area of system programming or
control applications (i.e., they require direct access to the
machine to perform I/O or control functions or to achieve max-
imum efficiency). The primary dimension for classifying a
language is its distance from assembly language (i.e., its
level) . There are four categories into which languages are
divided: structured assemblers, high-level machine-dependent,

































Fig. 11. A genealogy of current languages for microproces
sors . A link indicates that the design philosophy of the de
scendant was strongly influenced by the ancestor but does
not imply that one contains the other.
(From: "A Survey of Microprocessors Languages," by






The main impetus to the introduction of High
Level Languages CHLL) arose from the awkwardness and poor
readability of assembler programs, shortcomings which led to
high development costs and difficulties in updating programs.
On the other hand, the disadvantage with HLL ' s is
that they take more memory space and more time to execute than
assembly languages. A lengthy program in HLL can take an hour
to compile. The additional execution time is a disadvantage
in some real-time applications and the added memory require-
ments become critical in single-chip computers with limited
read-only memory [13]
.
A modern structured assembler is PLZ-ASM, a
language designed by Zilog to interface with higher-level
language PLZ-SYS.
b. High-Level Machine-Dependent Languages
These languages are less machine-dependent than
structured assemblers, since executive statements and expres-
sions are written in conventional high-level notations rather
than in assembly form. The ancestor of these languages is
PL 360, designed by Wirth in 1968 for the IBM 360. To under-
stand a PL language, one has to have a pretty good idea of the
machine instructions and machine- idiosyncratic conventions.
In this category four languages are available for




c. High-Leyel Microprocessor-Oriented Languages
These languages-
-
that are largely machine- inde-
pendent--are especially designed for yP. They avoid some of
the resource-consuming features of traditional main-frame
languages which would cause unacceptable performance degra-
dation.
In this category are: MPL, PLuS, PL/M and
PLZ-SYS. Information and characteristics of these languages
are given in table III.
d. Higher-Level System Languages
Excluding APL, Cobol and Fortran (as non-system
languages), four representative members of this family are:
Basic, Pascal, RTL/2 and C, all originally designed for larger
machines
.
"BASIC" is available on all microsystems, although
some Basic implementation have low quality. Several extensions
and dialects derived from Basic are currently available on
microcomputers (e.g., LLL Basic, which facilitates interfacing
with assembly routines and has been successfully used in a
real-time environment).
"PASCAL" is perhaps the best choice for achieving
machine- independence on 16-bit (but not on 8-bit) machines in
noncritical applications. Pascal will likely be available on
most new generation machines; this will be facilitated by the
general availability of a portable Pascal compiler which can
be easily boot-strapped on new machines. The University of
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dl. A spectrum of language processing solutions from full translation to source interpretation.


























goto (as in Fortran).
One out of n branches is
selected according to the
value of a control expression





The i-th branch is entered if
a control expression equals
one ot K,,, K,2 K,,,, (a list
of constants), tor some
1 4i I Sfc n Otherwise the
(n + 1) th branch is entered





du i = initial to
final by increment ;
Parameters may be
expressions.
do wtiile expression .
.
do until expression .
Same as PLuS, except that
there is no do until and
increment>0.
Never ending loop; do od:



















^' Procedures and parameter passing in IWPL, PLuS, PL/M, and PLZ-SYS.





















of an inner procedure.
By value, (by address for
arrays and based variables).
User specifies transmission




of actual parameters types
to formal parameters
By value (by address for
based variables). Ttie last
two parameters and result
are passed via registers.




Same as PLuS. but










Pointers to arrays and
structures.










g. Comparison of lan§ijiages processing solutions with respect to pro-
grant execution, program preparation, and portability. Numbers denote qua-
litative ordering. Note that the evaluation is very much dependent on the












EXECUTION SPEED 1 1 2








































(From: "A Survey of yP Languages," S. C. Reghizzi, Computer, Jan 1980)
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subset) on a number of different systems- - i . e
.
, Intel, Digital
Equipment, Motorola, Texas Instruments and Zilog.
"RTL/2", originally designed by ICI, the British
chemical firm for real-time control applications on microcom-
puters, currently is advertised as a microprocessor language.
A Multi-Task System (MTS) , mostly written in RTL/2, is avail-
able for mini computer DEC-PDP/11. Recently a micro-RTL/2
for Intel, Motorola and Zilog microcomputers was announced.
These new compilers will use the time-honored technique of
translation to an intermediate language, followed by inter-
pretation (as with UCSD-Pascal) in order to achieve portability.
"C" is available on microcomputers and larger
main-frames: a subset, "Tiny C", is available on several
microcomputers as an interpreter. C can be compiled into
reasonable code on a variety of machines (it was used to write
the very successful operating system UNIX) , but is not very
readable due to the rich set of operators (more than 50),
which can be combined in rather peculiar ways.
e. CMS- 2 Programming Language
CMS- 2 (Compiler Monitor System 2) is a computer
programming system developed for the U.S. Navy. Primarily
designed for real-time, command and control applications, it
is equally applicable to other data processing and scientific
problems.
CMS- 2 was designed to replace the CS-1 compiler
and MS- 1 monitor system and developed in the late 1950' s and
early 1960's. CS-1 was used primarily for NTDS and is
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oriented to the CP-642/USQ- 20 family of computers, which
have been replaced by newer computers, and is too machine-
dependent to meet new programming demands.
Within CMS- 2 are five components (compiler,
loader, librarian, utilities, and assembler) which are con-
trolled by a routine called the Monitor. The standard input
is punch cards and the standard output is source cards, binary
cards or print lines.
Within a single job, several components of the
CMS-2 system may be executed (i.e., compiling a source pro-
gram for the AN/UYK-7 computer and loading the object code
into the computer for execution)
.
CMS-2 system was designed in 1967 and from then on
it- is in use in the U.S. Navy as a basic language for tactical
data systems. It is available to mini and maxi computer
systems but not yet to microcomputer systems.
f. Ada Programming Language
Ada, which is named after the world's first com-
puter programmer, Lady Ada Lovelace, is a very new programming
language and is designed for the necessities of Department of
Defense (DOD) by CII Honeywell Bull of France. The language
has reached the fine-tuning stage, but the first production-
quality compiler for the language probably will not be avail-
able until early 1982 [17]
.
The Ada compiler will consist of a root compiler
that will produce machine- independent intermediate code and
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object code generators that will translate the intermediate
code into the machine language of specific computers. The
Army has initially specified code generators for AN/GYK 12,
PDP 11/70, VAX 11/78Q and LITTON L3050. The Air Force asked
for IBM 370, Perkin-Elmer Corp. model 8/32, DEC system 10,
and the Control Data Corp. model 6600.
While the Army and the Air Force have embraced
Ada, the Navy still has reservations [18] . INTEL Corporation
reportedly is supporting Ada in its new microprocessor series
[32].
Ada is an example of one potential microprocessor
HOL standard, because it is being developed to serve program-
ming needs for real-time processing, including microprocessor
applications.
5. Operating System
The term "operating system" (O.S.) denotes those pro-
gram modules within a computer system that govern the control
of equipment resources such as processors, main storage,
secondary storage, I/O devices, and files (figures 12, 13, 14).
These modules resolve conflicts, attempt to optimize per-
formance, and simplify the effective use of the system. They
act as an interface between the user's programs and the phy-
sical computer hardware [7].
Sophisticated operating systems increase the efficiency
and consequently decrease the cost of using a computer. At
this point it is noted that, as estimated, 10% of the amount



















































Real-time operating system conceptual approach.








Overview of Kernel layering for general real-time
operating system. (From: "Distributed Micro/Mini-
computer Systems," Cay Weitzman, 1980)
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services goes into software development, data processing
salaries, and other software-related activities.
The O.S. is divided into two main categories: (1)
developmental, and (2) target, or executive.
In the first category, they belong to O.S. which
cover a lot of applications of many kinds of computer systems,
and for that reason are very complex and their cost is high.
"MULTICS" (Multiplexed Information and Computing Systems)
belong to this category, which employs the concept of "rings
of protection," links, hierarchical structure, and dynamic
linking. Also, from March 1980, there is available, especi-
ally for microcomputers, the Taurus O.S. which can spool to
multiple printers, has built-in security features with multiple
priority levels and is capable of reporting the status of
every running job in the system [15].
In the second category, the O.S. are very simple and
are designed for a given computer to support specific appli-
cations (i.e., fire control system). The advantages of this
O.S. are simplicity and low cost.
In order to evaluate the O.S. that are available for
different microcomputers, it is necessary to determine what
the general application area is (i.e., time-sharing, process
control, etc.) and the efficiency of the O.S.
Transportability is also an important consideration
relating to software cost and software development time.
The more programming languages and input and output
devices that the operating system can support, the more power-
ful it is and the more desirable it becomes.
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The efficiency of an O.S. is also important. An O.S.
may be able to support distributed systems or security, but
if the necessary time to accomplish it is "long", i.e., 30
seconds delay waiting for feedback of an interactive system
seems "long" and one minute seems "too long."
It is necessary to examine any of the following
special features of an O.S.:
a. Type of file protection or security provisions.
b. Method of starting and restarting the system.
c. Form of memory retention capability in case of
power loss.
d. Error recovery method such that the user will be
able to understand them, without reference to
publications.
e. Ease of use.
D. DESIRABLE FEATURES
1. Availability
Availability (A) is defined as the percentage of time
a computer system is available and is given by the following
equation:
A = MTBF
^ MTBF + MTTR
For example, given:
MTBF = 3000 hours and MTTR = 48 hours
A = ^^QQ = 98425 - 98 4%^ 3000 + 48 u.y64^:) yo.4<,
MTBF = 3000 hours and MTTR =1.5 hours
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^ " 3QQQ + 1.5 ' -99950 ^ 99.91.
From these examples it can be seen that availability-
can be improved by increasing the MTBF and/or decreasing the
MTTR.
2. Software Material
Software evaluation is so complex a task that it
is at present more of an art than a science. The number of
factors to be considered is so large and their interaction
and implementation so complex that thorough evaluations of
any but the simplest products are exceedingly costly and, as
a result, are seldom if ever done [12].
Attention will have to be focused on the most impor-
tant aspects of the evaluation process at the expense of the
less important ones. A key question, then, is: "Which aspects
are most important?" The answer hinges on two basic points:
(1) The software package must contribute in a non-
trivial way to helping the user firm achieve its basic
objectives, which generally include a certain type and level
of service and long-term survival.
(2) The software package should be able to adapt
to changes- -most notable, growth of a company's volume of
business- -and continue to function in a useful way for as
long as possible.
Nearly all objectives for software products fall into

















The categories are certainly not mutually exclusive.
For example, functionality, performance and capacity are often
strongly interrelated. Some examples, by category, follow:
a. Functionality
Do the input transactions, files and reports
contain the necessary data elements?
Are all necessary computations and processing
steps performed the way you want them performed?
Are the types of ad hoc inquiries (the ones you
would like to make) possible?
b. Capacity
Find out if the product will be able to handle
your requirements for the size of files, number of data ele-
ments, number of table entries, volume of transactions, volume
of reports and number of occurrences of certain data elements.
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Can transaction and report formats be changed
easily?
Can screen layouts be changed easily?
How easy is it to add new computations or pro-
cessing steps?
Can the programs be adapted to new applications?
d. Usability
Does the level of technical knowledge required
to use this product properly match the level of knowledge of
those who will be using it?
Is the user documentation complete, easy to read,
easy to understand and up-to-date?
How readable, informative and easy to interpret
are the reports and screen displays produced?
Is training available from the vendor?
e. Reliability
Does the product have a clear, modular design?
Has it been in actual use long enough to make
sure that most of its bugs have been cleaned up?
How much of the system will become unusable when
a part of it fails?
Does the product rely on any failure-prone hard-
ware or noisy communication links? »
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Does the product incorporate any features for the
detection and self -correction of errors?
Are there errors a user can make which will bring
down the system?
What are the recovery capabilities?
f. Security
Does the product incorporate standard types of
controls?
Does the product permit adequate back-up procedures?
Does it assist in any way to prevent intruders from
extracting sensitive data from files or transaction input
streams?
Does it help prevent employees from entering
unauthorized transactions or running programs without author-
ization?
Does the product provide adequate detection and
diagnosis of data entry and other types of errors?
Is a standard procedure provided that can be used
to verify that the system is functioning properly?
g. Performance
At what rate will the product typically use machine
cycles?
At what rate will it be requesting disk accesses?
How much main memory will it require?
If it will be run on a virtual memory system, how
much paging activity will result?
How many users can be on the system before it




Are the source programs available? (Often they
aren' t)
.
If the vendor will be doing maintenance, how
reliable and accessible is the company?
What level and quality of maintenance will the
vendor supply? Is this guaranteed in writing ?
IVill changes to the system invalidate the warranty?
Can the product easily be used in another operating
environment? That is, is it portable?
If your staff will be doing the maintenance, are
the programs written in a language with which your staff is
familiar? Does it use techniques with which staffers may not
be familiar?
Are sets of test data available with adequate doc-
umentation of how to use them and of what results to expect?
i. Ownership
What kind of rights to the product are you buying?
Can you resell or rent the product to someone else?
If the vendor is making the product especially for
you, will it also be marketed to others? If so, will the
vendor pay you a royalty on each sale?
Are there restrictions on copying the product or
its documentation?
Are there restrictions on the purposes for which
the product may be used?
Will you be able to obtain full ownership rights and
copies of the source programs if the vendor goes out of business?
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j . Minimizing Operating and Maintenance Costs
How much does the vendor charge for maintaining
and upgrading the product?
How frequently will maintenance probably be re-
quired?
product?
What is the cost per transaction of using this
What will the storage costs be?
Will purchase of this product require acquisition
of additional hardware or personnel? How much will they cost
on a continuing basis?
What will be the usable life span of this product?
k. Minimizing Purchase and Installation Costs
What initial costs are there besides the basic
costs of the product?
Will you have to pay shipping costs? Will you pay
transportation and lodging costs of the vendor personnel who
will install the system and train your staff?
Will there be considerable delay between placement
of the order and actual delivery of the product in a ready-to-
use state? How much will this cost?
What will conversion costs be?
Any list of objectives should include items from each
of the 11 categories. If any one of them is neglected, the
adequacy of the evaluation must be suspect.
Reliability and programming costs are currently the
most important criteria in software development for micro-
processors. The primary objective is to develop a program
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that works with a reasonable expenditure of time and money.
The major cost in most yP projects is programming time;
methods that can minimize the time required to complete a
program are especially important. With the availability of
larger memories, cheaper hardware, and faster processors,
time, memory, and hardware constraints are not as critical
in yP software development as they have been in the develop-
ment of software for larger computers.
3. Ground Rules for Graphics Software Package Evaluation
The main reason to present separately this category
of software is the tremendous importance of computer/graphics
for Tactical Applications, especially in the area of Command-
Control and Communications (C-^) . An example of their useful-
ness today is the use of image processing systems from Military
Intelligence personnel, who use Image Processing to see through
camouflage and detect objects of military interest in aerial
and satellite photographs [22].
A typical computer/graphics system includes a computer
(mini or micro), I/O devices and peripherals. The heart of
this system is the software package that accepts graphics
input and interaction and produces graphics output [21].
Therefore, in order to evaluate this software package, the
following important issues must be carefully examined:
a. Simplicity
Features that are too complex for the application
programmer to understand, indicate that there is no simplicity.
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Anything difficult to explain in the user's manual will almost
certainly be difficult to use.
b. Consistency
A consistent graphics system is one that behaves
in a generally predictable manner ^i.e., function names,
calling sequences, coordinate systems, etc. should, without
exceptions, follow simple and consistent patterns.
c. Completeness
The system must provide a set of functions that
can conveniently handle a wide range of applications; missing
functions will have to be supplied by the application program-
mer, because completeness does not imply comprehensiveness.
d. Robustness
The system, in the case of a serious error of the
programmer, should report the error in the most helpful manner
possible. Only in extreme circumstances should errors cause
termination of execution, since this will generally cause the
user to lose valuable results.
e. Performance
Graphics- system performance is often limited by
such factors as O.S. response and display characteristics.
The system has to maintain consistent performance, so that
application programs provide an equally consistent speed of
response.
f. Economy
Graphics systems should be small and economical
so that adding graphics to an existing application program




For any microcomputer system, expandability is neces-
sary. The minimum of 32 Kilobytes of RAM is required for the
microprocessor to be considered at all. It has to be expand-
able to a minimum of 64 Kilobytes for serious consideration
to be given for Navy use. This is based on projections of
future applications requiring more memory in addition to
immediate applications.
In evaluating the complete microcomputer system, it
is important to examine the ability of the computer to support
peripheral devices. Also, in order for the computer to be
compatible with different terminals, printers, etc., the num-
ber of bits/sec (BAUD) must be able to be switched. The
switching system, wires or toggles, must be able to be plugged
into different positions on the board.
The computer has to have a serial and parallel port
capability for support of both low and high speed peripheral
hardware. It is desirable that the system have a mass storage
unit capable of holding 1-15 megabytes of data, a terminal,
and a printer.
It is also important, as it affects ease of mainte-
nance, the way that the "mother board" can have additional
boards added to it. For adverse environments, such as ship-
board or airborne use, special springloaded connectors are





5 . Peripheral Devices
Among peripheral devices are included the I/O devices
that will interface with the microcomputer C^erminals, mass
storage devices and printers).
When examining these devices, the following must be
considered:
(1) Number of bits per second that are transferred
(baud rate)
.
(2) Access speed of the device.
(3) Amount of overhead necessary in the O.S. to
support the device.
(4) If the device, for an effective interface with
the computer, needs serial or parallel ports.
a. Analysis of I/O Devices
(1) Terminals . There are two basic categories
of terminals. The first of these, called "SMART," which comes
with a built-in microprocessor and allows many applications
without having to access the main computer (i.e., text pro-
cessing). The second operates like a typewriter, for I/O
between operator and computer.
Both categories come as "hard copy" terminals
(including built-in printer) or video terminal (without
printer)
.
Special characteristics to be examined:
(a) Send and receive lower and upper case letters.
(b) Include full 128 ASCII character set.
(c) Video terminals require a minimum of 80 characters
per line and 20 lines on the screen.
(d) Hard-copy terminals are required to have capability
of 132 characters per line.
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It is underlined here that the "video" terminal is faster
than the "hard copy" terminal.
(2) Mass Storage Devices . In this category be-
longs: hard-disk units, "floppy" disks, cassettes, and paper
tapes. These units increase the capability of microcomputers
by providing a virtual memory of up to several million bytes.





(e) Method of computer interface
(f) Required "baud rate"
(g) Power requirements
(h) Potential for information loss, due to unit
failure caused by power fluctuations or rough
seas
.
(3) Printer . The type of printers that are
available to interface with the microcomputers are: line,
dot matrix, friction feed, band, daisy wheel, and teletypes.
Special characteristics to be examined:
(a) Number of characters per inch
(b) Line speed
(c) Print quality
(d) Type of ports required for interfacing
(e) "Baud rate" required.
6. Operational Capabilities




a. To support a minimum of three users on line at
any time (centralized data base).
b. To have a form of write protection, to prevent
the data base from any inadvertent change.
c. Direct Memory Access (DMA), which allows a high
speed device to communicate directly with on-line memory, is
a desirable feature.
d. It is also desirable to have multiply or divide
capability, or to have floating point arithmetic capability.
e. I/O interrupts, to control I/O operations, and
supervisor call interrupts, which are necessary to perform
actual I/O.
7. Throughput
Any meaningful evaluation of computer performance must
be based on the execution times of typical programs in typical
applications. For example, for the Z-8000, these applications
may involve high-level language compilers, operating systems





Life cycle cost is the methodology for combining
the results of all other evaluations into a single evaluation
criterion which would be realistic and meaningful to the
decision maker.
Unfortunately, the concept of computer productivity
or performance is confounded by the great flexibility, both in
design and in use, of these machines.
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Computer characteristics or capabilities which
are essential measures of performance for one user are often
irrelevant to another. Additionally, recent architectural
advances which allow software to perform previous hardware
functions, and vice versa, further blur the concept of
"Machine" performance [6] . A total cost model is shown in
figure 15.
b. Life-Cost Levels
As it is shown in figure 15, life-cost is divided
into five levels and each one of these into two or more phases
[23].
At the first level, life-cycle cost is obtained
by summing costs incurred during design, development, verifi-
cation and validation, and the operation and maintenance.
The development phase cost involves documentation,
test and implementation of hardware and software, level 2.
Hardware implementation cost consists of the cost of acquisi-
tion, manufacture, and installation of microcomputer and
interconnecting link(s), in case of multi-microcomputer systems
Cost of data processing is the sum of items shown
on level four, which includes the cost of peripherals and
facilities. The interconnecting network cost breaks down
into cost of links and possible traffic switches (depending
on architecture) that may reside either at computer locations
or intermediate facilities for relaying and/or switching.
Software cost is generally much more difficult to
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they should be used with caution, as this phase may cost the
user 70% of the total cost,
c. Calculations
All costs associated with the four phases on
level one can be expressed as follows:
Vs '- .^/Sw * Csw)i CD
where,
^MfS ~ ^°^^-^ life-cost of microcomputer system
^HW
~ hardware cost associated with the ith
life-cycle phase
^SW
~ sof^^^^^ cost associated with the ith
life-cycle phase.
The annual cost of the operational and maintenance
phase can be expressed as a fraction of the sum of the total
costs of the first three phases:
•^MCS = (1 * "^.f^C'^HW * Cs„)i (2)
where, f = annual operational and maintenance cost
(expressed in "per-year" terms)
Y = microcomputer system life-cycle time period
of operational service, number of years.
The hardware cost can be decomposed as follows:
^HW. ^^DP ^ ^FAC SeT^I ^^^




Cp.^ = facilities cost associated with phase i.
C^xprp = communications/interconnect cost
associated with phase i.
The total computer hardware cost associated with
the implementation aspect of the development phase, in case




where, G = total number of microcomputers used in the
system.
Cr^p = the total hardware computer cost.
2,j
Software cost can be decomposed into the cost of
developing real-time (RT) and non-real-time (NRT) code, i.e.,
the software cost term of equation (1) becomes:
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where,
^mrt ~ cost of non real-time machine language
i instructions (NRT MLI's) during phase i
(note that the equation is equally valid
using HLL for programming)
Cprr, = cost of real-time machine language
i instructions (JIT MLI's) during phase i.
The cost of developing NRT MLI's can be expressed
by the following equation:




^NRT ~ cost per non real-time machine languageinstruction
IxTDT = number of NRT MLI's.NRT
and similarly.
^RT " ^RT ^RT ^^^
where, Cj,^ = cost per RT MLI
l^r^ = number of RT MLI's.
The total software required during the development
and life cycle of the system can be divided into three major
categories
:
(1) Application , which is the operational soft-
ware that supports user requirements (i.e., sensors, time
table, etc. )
.
(2) Test , which serves to test the applications
software at various levels of development (from algorithm to
process) and during integration and validation testing (system
level testing). Test software may consist of simulation soft-
ware used to exercise and test the applications during the
development phase by simulating the data processing subsystem,
environment, and sensor subsystem and of data reduction and
analysis of similar test tool programs, depending on the
particular system application.
(3) Support , which consists of programs specially
developed in support of a particular system including programs
for configuration management, system maintenance, etc.
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Hence, all the software required for a micro-
computer system can be expressed as follows:
SW = SW^ppj^j^ + SW^gg^ +
^^SUPPORT ^^^
Similar to previous groupings, each element can
be further broken into real-time and non real-time software.
The cost per machine language instruction (MLI)
has been found, from practical experience, in 1977 to be







The above rates include the following charges:
° Direct labor.
° Overhead.





The rates apply to the following major development phases
° Requirements definition and analysis.
° Preliminary design.
° Code and debug.
° Testing (algorithm, routine, task subprogram,
program, system integration, evaluation and




d. Physical Dispersability and Survivability
Physical dispersability and survivability are
closely related. Survivability is defined as the probability
that a multi-microcomputer or minicomputer system can sustain
hardware losses due to hardware failures, software errors,
and hostile action and continue to carry out the nominal
mission objective, as spelled out by the performance require-
ments, without degradation. Survivability is thus related to
the probability that a system will fail during a particular
time interval based on a certain system availability [23]
.
This attribute is important for systems that may be subject
to destruction (i.e., vandalism, sabotage, or other forms of
hostile action such as in military environments).
Survivability can be achieved using redundant,
dispersed computers and transmission links between computers
that are less susceptible to damaging effects or events, e.g.,
by operating in ways that reduce the probability of damage
and by using redundancy techniques to increase the probability
of maintaining the required connectivity of the system.
Figure 16 summarizes the relative importance of
the key design attributes in some typical multi-microcomputer
and minicomputer application areas.
e. Modularity
Modularity for growth is synonymous with adapta-
bility, enhancement, extensibility, changeability, and modif-
iability. Growth can often be equated to design specifications

















Fig. 15 Examples of potential application areas and the
relative weighting of attributes for a distributed micrO'
or minicomputer system (H=very important, M=moderately
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Figure 17, Cowparison of two potential distributed computer systems,
A and b. As it is seen when A expanded to 3 times its original perfor-
mance level, is 67t more costly than B.
(Both fig. 16, 17 are f rom
:
"Distributed Micro/Minicomputer
systems". Cay Weitzman, 1980)
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the exact future needs are difficult to predict [23] . Growth
requirements are nevertheless imposed to minimize the system
life-cycle cost. This is best illustrated by an example, as




The case study is presented to illustrate by means of
a concrete example how the performance requirements are ex-
pressed in terms of parameters which are used to estimate the
performance of any particular computer system.
The attack aircraft A6-E tactical system was chosen
because it serves as a realistic representative system which
exists and is suitably documented in references [30] and [31]
Also, the A6-E tactical system provides an example which
requires the use of multi-microprocessor system instead of
uniprocessor system.
This case study therefore serves to illustrate how the
performance analysis is extended to multi-microcomputer
systems
.
A. THE A6-E OPERATIONAL FLIGHT PROGRAM
The operational flight program of the A6-E aircraft per-
forms the following functions:
a. Navigational calculations.
b. Tracking and ranging calculations.
c. Ballistics calculations.
d. Sensor I/O and steering updates.
1 . Description of the Functions
a. Navigational Calculations









The computer program is subdivided into nine
segments, each of which is documented as a flowchart page.
Table IVa contains the breakdown of each page of the flow-
chart with a count of each type of instruction, as well as
the number of calls to library subroutines.
b. Tracking and Ranging
The purpose of this segment of the program is to
establish the position of the target with respect to the air-
craft. Tables IVd and IVe give the performance requirements
for these calculations.
c. Ballistics Calculations
These determine, from the initial conditions at
release, the down range travel and the time of fall of any
particular weapon. The ballistic calculations are described
in Table IVc. Table IVf contains the attack decision-making
process
.
d. Sensor I/O and Steering
This segment of the program controls the analog
to digital converter. Correction signals to inertial naviga-
tion unit, radar antenna control, display control and steering




2. Explanations for Tables IV (a-f)
The floating point operations were chosen to charac-
terize the program, because of the programmer convenience for
using floating point operations, whenever available. Because
floating point hardware is becoming less expensive and more
efficient, programmer convenience is considered more important
than the additional hardware expenses.
The column headings refer to the instruction types
categorized as follows:
° C - Conditional branch for integer operands
° L/S - Load or store an integer
° CF - Conditional branch for floating point operands
° LFS - Load or store a floating point operand
° FAD - Floating point addition
° FMU - Floating point multiply
° FDV - Floating point divide
° CO - Cosine function
° SI - Sine function
° AT - Arc tangent function
° LN - Logarithmic function
° SQ - Square root function
The two rows of numbers, corresponding to each flow-
chart page, are the instruction counts in the most frequently
executed execution path in the upper row and the most time
consuming execution path in the lower row.
The two rows of totals at the bottom of the page
accumulate the upper rows for the most frequent execution




A6-E Navigational Function Complexity Measures
C L/S CF LFS FAD FMU FDV CO SI AT LN SQ
AIR DATA 13 93 30 10 7 200010
6 12 3 40 11 8 500020
AIR DATA 21 70 23 10 7 220011
2 10 33 14 10 2 2 2
AIR MASS 1 3 6 29 11 4 4 1 1 2 1
ANGLES 4 6 6 38 11 4 4 1 1 2 1
DOPPLER 1 5 26 16 6 1 1
VELOCITY 2 6 3 33 17 6 1 1 1
SYSTEM 4 2 37 10 10 1 1 1 1 3
VELOCITY 6 6 62 16 14 2 2 2 1 3
BARO IN 2 2 3 22 9 6 2 2
VERT LP 4 6 5 52 11 7 3 2
INERTIAL 2 3 27 11 8 2 1 2 2 2
ANGLES 2 •3 27 11 8 2 1 2 2 2
PLATFORM 1 3 2 36 14 13 5 1
CORRECTl 1 7 2 40 14 13 5 1
PLATFORM 1 1 58 27 22 6 1 1
C0RRECT2 1 1 66 31 24 8 1 1
TOTALS 16 35 14 288 118 83 24 8 8 5 2 7




A6-E Input/Output and Steering
C L/S CF LPS FAD FMQ FDV CO SI AT LN SQ
COI^IAND 3 11 41 7 3 231000
STEERINGI 4 30 44 7 3 231000
CQvlMAND 3 31 39 24 7 212200
STEERING2 5 13 4 68 31 20 5 14 2
CQvMAND 3 13 3 35 5 6 500000
STEERING3 3 21 3 49 6 7 500000
SAMPLE 52 1 000000
INPUTS 56 1 000000
INTERRUPT 4 20 4 2 000000
SERVICE 9 32 16 7 000000
STEERING 4 81 44 10 20 111000
DISPLAY 5 10 1 48 12 21 12 10
DISCRETE 86 2 2 000000
OUTPUTS 90 2 2 000000
STEERING 2 10 6 1 1 000000
KEY SELl 5 31 3 22 1 1 000000
STEERING 5 60 18 2 000000
KEY SEL2 10 19 1 66 3 000000
TOTALS 24 209 8 189 49 39 10 5 4 2





C L/S CF LFS FAD FMU FDV CO SI AT LN SQ
ROCKET 4 48 17 19 5 1 1
AilACKl 1 5 4 52 17 19 5 1 1
ROCKET 1 18 2 34 17 13 5 1 1
ATTACK2 1 19 2 36 17 13 5 1 1
BOMB 2 4 16 2 5 1 1
ATTACKl 5 5 30 5 9 1 1
BOMB 5 5 2 46 21 15 6 2 2
ATTACK2 5 5 4 90 23 17 6 2 2
BOMB 2 2 78 43 39 4 3 3 2
ATTACK3 2 2 1 93 43 40 4 3 3 2
BOMB 2 4 4 48 23 13 2 1 1 1
AnACK4 3 5 6 58 23 13 2 1 1 1
BOMB 2 2 3 17 3 2 1 1
AITACKS 3 4 6 36 3 3 2 1
BOMB 4 10 6 8 3 2 1
ATTACK6 6 14 9 27 6 6 1
BOMB 4 4 3 33 11 12 4 1
A11ACK7 11 11 4 76 18 14 5 2
COMMON 2 2 Q 84 41 42 3 1 1
DRAG 4 6 1 85 41 42 3 1 1
TOTALS 24 51 24 412 181 162 32 10 8 6




A6-E Tracking and Ranging Function
C L/S CF LFS FAD FMU FDV CO SI AT LN SQ
GREAT CIRC Q 46 10 13 4 4 5 2
NAVIGATION 46 10 13 4 4 5 2
TRACK RADR 3 7 5 23 6 6
TESTS 4 10 5 27 6 6 6
DEPR ANGLE 3 4 7 21 4 3 1 1
TRACK-
1
3 16 7 21 4 3 1 1
2 2
7 4
TRACK SCAN 7 13 44 9 14 246200
TESTS 9 21 51 10 14 2 4 6 2
DEPR ANGLE 5 9 11 2
TRACK-
2
9 21 32 10
LINE OF 2 84 319 5 431100
SIGHT RNGl 3 12 5 50 10 6 541100
LINE OF 10 25 2 16
SITE RNG2 10 45 3 19
RADAR 7 11 18
RANGING 9 15 18
SHRIKE 4 14 4 36 11
RANGING 15 39 25
TOTALS 41 91 22 246 60 57 19 16 16 5
61 179 25 289 68 57 28 17 18 6 1
2 2 1 1
2 2 1 1
7 3 3 2 1
7 3 3 2 1
9 3 1 1






C L/S CF LPS FAD FMJ FDV CO SI AT LN SQ
TARGET 6 6 120 4
INI 7 38 140 6 1 1
TARGET 5 10 57 24 14 8
POS
FILTERSl 7 14 73 28 18 11
TARGET 2 4 16 4
POS
FILTERSZ
2 4 16 4
SLEW 5 24 8 2
UPDAl'El 5 26 20 2
SLEW 8 12 2 49 16 10 4 1 1
UPDATE2 14 24 2 87 18 10 4 1 1
ANGLE 2 4 4 44 12 13 5 2 1
RA'l'ES 2 7 5 62 13 16 6 2 1
CURSOR 2 2 1 87 49 32 12 4 4 3 2
UPDAl'ES 6 8 1 125 52 37 14 5 4 4 4
RADAR 1 10 3 26
OUTPUTS 1 10 3 26
TARGET 1 3 46 15 11 3 1 1 2 1
POS
UPDATES
1 3 46 15 11 3 1 1 2 1
TOTALS 32 75 10 453 124 82 32 8 7 5 3




A6 -E Attac k Decisions




L0GIC2 14 30 4
RESELECT 7 8





ATTACK 7 11 3 15 2 2 1
SELECTl 8 25 3 25 6 3 1 1
ATTACK 6 23 22 5 5 1 1 1
SET,FCT2 10 40 38 7 5 1 1 1
STEP OUT 2 2 7 15 6 1 1 1
OF ATTK 9 19 10 18 6 1 1 1
AllACK 5 7 10 16 4 2
VALIDl 6 34 11 17 5 2
AllACK 7 9 4 24 12 2 2
VALID2 10 20 5 39 18 3 2
TOTALS 65 104 24 92 29 12 4 1 1 1 1
113 290 29 144 42 14 5 1 1 1 1
99

Tables IV(g-l) tabulate the number of FORTRAN or
CMS-2 instructions (if the flowchart were translated into
FORTRAN or CMS-2) in the categories of arithmetic (AR)
,
conditional (JF) , and control alteration (GO) statements.
In addition, the number of assembly language instructions
in the actual program and the number of bytes (8 bits) the
program occupies in memory are also tabulated.
The entire functional requirements of the A6-E oper^
ational flight program are expressed by table IVm.
The purpose of all these tables IV(a-m) is to help
the reader to find the components which are used in the




A6-E Navigation Higher level Language Complexity
AR IF GO TOTAL ASSEMBLY BYTES
AIR DATA 1 19 9 5 34 118 242
AIR DATA 2 20 2 1 23 87 168
AIR MASS 15 10 2 27 124 272
ANGLES
DOPPLER 16 5 4 25 90 176
VELOCITY
SYSTEM 26 4 4 34 115 232
VELOCITY
BARO INRT 25 9 6 40 127 270
VERT LOOP
INERTIAL 16 3 2 21 78 168
ANGLES
PLATFORM 17 2 2 21 100 200
CORRECTIONS 1
PLATFORM 28 1 1 30 243 488
C0RRECTS2























A6-E Input/Output and Steering
Higher Level Language Complexity
AR IF GO TOTAL ASSEMBLY BYTES
33 4 4 41 109 242
33 9 7 49 188 430
28 6 5 39 99 318
52 1 1 54 272 482
30 8 7 45 147 376
23 6 4 33 127 252
46 2 2 50 254 552
18 8 5 31
38 10 10 58 255 588





A6-E Ballistics Function Higher Level Language Comp lexity
AR IF GO TOTAL ASSEMBLY BYTES
ROCKET
ATTACK 1 26 5 3 34 113 252
ROCKET
ATTACK 2 16 2 3 21 100 216
BOMB
ATTACK 1 13 3 3 19 62 136
BOMB
ATTACK 2 38 9 2 49 240 480
BOMB
ATTACK 3 29 3 3 35 261 532
BOMB
ATTACK 4 22 9 4 35 164 356
BOMB
ATTACK 5 15 9 7 31 73 168
BOMB
ATTACK 6 17 14 7 38 98 224
BOMB
ATTACK 7 38 IS 11 64 229 498
COMMON
DRAG 21 5 3 29 209 434





















A6-E Tracking and Ranging Function
Higher Level Language Complexity
AR IF GO TOTAL ASSEMBLY BYTES
14 14 82 164
RADAR
RANGING
13 9 7 29
10 12 10 32
21 9 5 35
22 9 9 40
26 8 4 38
19 13 7 39
28 13 8 49
23 13 10 46













A6-E Ta:rget Updates h[igher Level Language Compl exity
AR IF GO TOTAL ASSEMBLY BYTE
TARGET
INITIALIZE 50 6 5 61 152 306
TARGET POS
FILTERS 1 43 7 5 55 216 490
TARGET POS
FILTERS 2 10 2 1 13 15 36
SLEW
UPDATE 1 17 5 5 27 50 102
SLEW
UPDATE 2 46 16 8 70 189 396
ANGLE
RATES 27 7 3 37 136 284
CURSOR
UPDATES 38 7 3 48 316 678
RADAR
OUTPUTS 15 4 3 22 86 230
TARGET POS
UPDATES 18 1 19 88 176





A6-E Attack Decisions Higher Level Language Complexity
AR IF GO TOTAL
RESELECT
LOGIC 1 14 10 5 29^
RESELECT
LOGIC 2 24 15 12 51
RESELECT
LOGIC 3 21 11 6 38
RESELECT
LOGIC 4 14 20 8 42
RESELECT
LOGIC 5 10 16 6 32^
ATTACK
SELECT X 29 11 4 44
ATTACK
SELECT 2 28 10 6 44
STEP OUT
OF ATTACK 11 19 5 35
ATTACK
VALID 1 25 17 12 54
ATTACK
VALID 2 26 15 5 46






















Summary of A6-E Program Segments
c,,Kr.>.«^^o^c Ixstructions Variables ExternalSubprograms S M L X Int Real Int Real
Navigational 51 302 225 29
Function 85 405 262 31
Tracking § 239 730 374 64
Ranging 433 954 439 71
Ballistics 234 552 420 28
Calculations 518 793 467 29
Sensor I/O ^ 233 198 98 11
Steering 343 330 132 14
18 125 3 47
18 125 3 47
50 192 7 7
50 192 7 7
20 170 18 16
20 170 18 16
87 103 17 16
87 103 17 16
The headings o£ this table are described as follows:
° S - Short instructions, 16 bit integers.
° M - Medium length instructions: load, store, and
compare floating point quantities.
° L - Long floating point instructions: FAD, FMU, FDV.
° X - Subprograms which calculate sines, cosines, etc.
° INT - Number of integer variables in the program.
° REAL - Number of floating point variables in the program
° EXT - Number of variables which are used by other
programs external to the named one.
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B. PERFORMANCE ESTIMATES FOR UNIPROCESSOR SYSTEMS
The attached FORTRAN program was written in order to
estimate the average and the worst case performance for each
of six major functions of the A6-E operational program.
The performance requirements are expressed in terms of
the fundamental operations listed as columns in the tables
IV(a-f). The first row of each row pair corresponds to the
number of operations required in the most frequently executed
path of each subfunction. The second row of the pair corre-
sponds to the path which requires the maximum or worst case
execution time. The totals at the bottom of each page
accumulate the corresponding values of each subfunction to
give the totals for the major functions.
The performance estimate of any computer is calculated
by multiplying the execution times of the basic operations
for that particular computer, with the number of times that
basic operation is executed. The worst case execution time
is determined for one execution of the major function by
taking the totals in the bottom row of each table and multi-
plying these values by the corresponding execution times of
the specified computer.
Each of the major functions must be executed a specified
number of times per second. The repetition rate depends on
the function and varies from fifty times per second (50 HZ)
to five times per second (5 HZ). In order that the perform-
ance of a computer be acceptable, the worst case execution
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),I = 1,3),J = 1,12 )
M • , 8 > •r>^CLTTGN TIM^S FCR
,
• lN'^':L-8086' , /,
FCR EACH CF TH^
CALCULATICN CF CXCLTICN TIMT re -aCH SUEPROGRAM
CO 401 J=l,3
TCTRiS( Jl='J.O
CG 100 J =1,6
CG IOC 1=1,3
R':S(J,I J=C.C
DO n2 K = l,12
102 RcS (J ,n = PLS<J,I )*TIM-( j,K )-*Nv( l,K )
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TOTAL EX.-CUTIQN TIME 41932.CC 67439. 5C 71C67.C0
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one second. If one second is exceeded, only a multicomputer
solution is possible. The worst case execution time estimates
for each major function are tabulated in table V. A uni-
processor performance evaluation is shown on table VI.
TABLE V
Execution Time Estimates for Each Major Function
COMPUTER
Function Rep. Rate AN/UYK-7 Z-8000 INTEL-8086
(HZ) Enhanced Enhanced
Navigational 50 398150 ys 637062 ys 638550 ys
I/O and Steering 25 124275 197119 227675
Ballistics Demand 263775 489150 505680
(about 30)
Tracking and
^2.5 118537 152978 150762Ranging
Target Updates 12.5 104594 183100 194400
Attack Decisions 5 11775 18111 23600
Total (in seconds) 1.021106 1.677520 1.740667
Notes: (1) Enhanced - includes a floating point chip (i.e.,
INTEL-8087)
.
(2) The above numbers represent the results of the
execution times (coming from the attached FORTRAN
program) multiplied by the repetition rate of each
subprogram. The total execution time gives an
indication if the system is acceptable (time less
than 1 second) or not (in case of yC that means
solution must come from multi-microcomputer system.)
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C. PERFORMANCE ESTIMATES FOR MULTI -MICROCOMPUTER SYSTEMS
If the performance requirements exceed the processing
capacity of the uniprocessor, then it is possible to imple-
ment the system by using multi-microcomputer systems. The
most available architectures which are designed specifically
for real-time applications are the single board computers
System's bus
Figure 18 A typical multi-microcomputer system
connected by a system's bus to common memory. Figure 18,
above, depicts a typical architecture.
Because each Single Board Computer (SBC) contains its
own memory for storing programs and private data, the system's
bus is only used when external data is accessed. If the com-
puters are dedicated to distinct functional tasks, each
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computer perforins independently of the others and only
external data needed for computation and synchronization of
the processes is communicated on the system's bus. If the
functional processes are relatively independent, the per-
formance of the system is the sum of the performances of the
component parts. If, however, common data is frequently
accessed by all of the functional processes, the system's bus
may become the bottleneck of such a multi-microcomputer system.
In order to evaluate the system's bus performance, experiments
were designed and the results are summarized below.
When the system's bus is used at 501 of capacity, no
observable degradation in the system's performance is observed
At 751 of bus capacity, approximately 101 loss of the system's
performance was observed. The system's degradation becomes
serious above 80% of capacity.
Each application must be studied individually in order
to partition the system into functional elements so that a
single board computer is able to satisfactorily perform the
computations and communicate information needed externally
to common memory.
With the case study of A6-E operational flight program,
the following partition, table VII of the functional program
was found satisfactory.
The results of table VII are that using three (3) single
board computers in parallel (INTEL 8086/8087) [33], the per-




Functional Partitioning of the
A6-E Operational Flight Program
Estimated Execution External °^ of
SBC # Functions Time/Sec. Variables Bus
For INTEL-8086 Access Time Use
1 Navigational 0.64 sec 29100 ys/sec 2.91
2
o I/O Steering 0.23-v
Attack Decisions 0.02





3 Ballistics 0.51 9000 0.91
TOTAL 1.74 sec 4.87%
Note: The value of External Variable Access Time includes
the number of words per second multiplied by the repetition
rate of the function and by the execution time for two more
instructions of INTEL 8086, which is 6.0 us.
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capacity) and therefore, according to the previous assump-
tions, this system is acceptable.
D . SUMMARY
The case study presents an implemented system, A6-E
operational flight program, as a concrete example to illus-
trate the proposed method of computer evaluation. Whenever
a system has been implemented, an accurate estimate of the
computational requirements can be made. The estimates were
based on the "worst case" computational requirements.
From table V, none of the uniprocessors have a computa-
tional capacity to match the requirements. A multi-computer
solution, therefore, must be used. Table VII illustrates a
three computer solution to the problem. Although a two
computer solution would also have been possible for the INTEL
8086, the computational capacity of each computer would be
used at 80% level. Future growth of the system would be
severely limited. The three computer solution would allow
less restricted future growth as well as more reliable per-
formance. If any one computer fails, the two remaining





This thesis provided a method to evaluate microcomputer
systems for Tactical Applications, presented a Case Study to
illustrate by means of a concrete example how the performance
requirements are expressed in terms of parameters which are
used to estimate the performance of any particular computer
system, and contained important information to aid in the
evaluator's work, including tables in the Appendix which list
microcomputer characteristics.
The purpose of this chapter is to emphasize the main
difficulties, make recommendations, and draw conclusions
about the use of microcomputer systems in tactical applica-
tions.
The evaluation of microcomputer performance capacities
indicates that whereas the eight (8) bit microcomputers are
deficient in arithmetic capability, the newest sixteen (16)
bit microcomputers enhanced by floating point arithmetic units
are close rivals to the Navy standard real-time computers,
AN/UYK-7 and AN/UYK-20. Because the single board computers are
designed to be building blocks of multi-microcomputer systems,
they provide a greater flexibility for system's expansion and
reliability. The computational capacity of multi-microcomputer
systems on a system's bus can be easily expanded to meet the




The three key barriers to rapid introduction of micro-
processors, into Military and industrial systems relate to:
° Concerns for life-cycle supportability (for both
military and industrial applications where anticipated system
life is fifteen (15) years or longer) [26].
" The belief that the microcomputer performance in
military applications is not adequate.
° The microcomputer technology is not compatible with
previously defined architectural standards. Because of large
prior investments in software tools and applications software
geared to the established hardware standards, there is reluc-
tance to undertake costly changes.
Certain recommendations can be made regarding the use of
microcomputer systems in tactical applications. These are:
° Adaption of standard architectural families, enabling
the development community to partially overcome [26] the
development cycle delay and take advantage of the logistics
maintenance and upgrade process, wherein old circuit boards
are replaced with new boards containing microprocessors.
The benefits in reliability, power, weight, cost, and self-
diagnosis capability could be significant.
" Initiating training programs designed to educate end-
users of microcomputer systems. Microprocessors would cer-
tainly be used more widely in new designs if designers felt
comfortable using them. Design aids, such as software
development systems, logic analyzers, emulators, and High
Order Languages will help. In addition, some stability in
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languages (i.e., DOD instructions about Ada) and architec-
tures is needed.
° Some microprocessor standardization can be beneficial
and needs to be proposed, and the microprocessor industry is
becoming increasingly willing to accept it.
Central to this need for standards is user concern for life-
cycle supportability of industrial and military electronic
systems which contain embedded microprocessors and micro-
computers. Standards, such as bus interfaces and protocols,
language, component interchangeability , or functional descrip
tion can play a key role in overcoming these concerns, as
long as the standards are intelligently applied and not
unilaterally decreed.
The major conclusions produced by this work are that
single board microcomputer systems, and multi-microcomputer
systems are a flexible and economical solution to tactical
systems' implementations.
For those users who have no prior investment, the main
criteria for selection of microcomputer-based systems are:
° Performance capacity of the processor.
° Software support from various sources.
° Manufacturer's risk.
For those users with prior investment, the following
conversion costs need be considered:




The Armed Forces can influence tLe microprocessor/micro-
computer industries in two ways:
° By seeding money to influence basic technology
directions, and
° By consolidating numerous small-quantity purchases
into bulk buys, using functional standards to
achieve commonality.
It is believed that the use of microcomputer systems,
while considering the disadvantages which follow every new
technology, will increase the effectiveness of weapon systems
and will allow the Armed Forces to remain competitive or




REQUIRED TIME TO SELECT A MICROCOMPUTER
From previous experience, in the U.S. Navy, the time
to select a computer system (other than microcomputer)
fluctuates between 10 and 24 months [10],
Why does it take such a long time?
This is a reasonable question from many people without
the necessary background in this field. Nevertheless, the
answer to the above question is that the selection process
must solve complex problems and, as the problems become more
complex, so do the tools we employ. Complexity does not
necessarily mean delay, but very often it accounts for a
large part of the necessary time for the solution of the
problem.
In the area of microcomputers, it is believed that the
selection time is between 6 and 12 months, as outlined in
Table VIII.
It is necessary for the selection of a microcomputer
system, as for any other equivalent equipment, to form two
individual groups: the Source Selection Advisory Council
(SSAC) (consisting of the procurement contracting officer,
the representative of CNO, and one or two members of the
user), and the Source Selection Evaluation Board (SSEB) (con-
sisting of the Project Leader and two or three technical




Required Time to Select a Microcomputer
Estimated time in days
Selection Steps Minimum - Maximum
1. Draft request for proposals for 30 - 60
approved project
2. Release of draft for comments
3. Revision of request for proposals
4. Response to request for proposals
5. Evaluation of proposals and
benchmarking
6. Administrative time after evaluation
7. Installation of equipment after
contract award







The SSAC assures adherence to the headquarters policy
and requirements. It reviews and approves the solicitation
document, the selection plan, and the recommendations of the
SSEB [10].
Responsibility for policy and specially configured hard-
ware and programs for tactical systems belongs to the Tactical
Digital Systems Office (TADSO) of CNO.
1 . The Selection Process
The selection process has the following steps:
a. Request for Proposals (RFP)
As its name implies, this form invites firms to
submit proposals to satisfy the requirements. This is a
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formal document, with all the necessary descriptions of
requirements, contractual terms and conditions, specific
regulations, and finally a technical description of the
requirements. The emphasis is on "requirements": data
processing to be done, reliability, type of function wanted,
etc.
b. Response to the RFP
The time for response from vendors depends on
the complexity of the given requirements; usually this time
is from 1 to 3 months. During this period the vendors are
organizing "bid teams" and the user benchmarks. At the
specified date and time, the RFPs are sent to the selection
office. At this point it is underlined that corrections to
the user's requirements means that an extension must be given
to the vendors. It must also be kept in mind that even slight
changes in wording may cause a protest or lead to an inter-
pretation disadvantageous to the user.
c. Evaluation of Proposals
At this step, the following take place.
(1) From the responses received, which must
arrive on time in order to be valid, is established how many
vendors are going to bid.
(2) The user starts to work on the proposals.
(3) If the proposal fails, after the first val-
idation against technical literature, the vendor is declared
nonresponsive and is notified that he will not be considered
further (e.g., if the RFP requires the expansion of the main
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memory and the vendor's technical justification proves that
does not satisfy). By this way, the number of vendors for
further evaluation is narrowed.
(4) The benchmarking, following the above step,
gives an added measure for the evaluation.
d. Benchmarks
Benchmarking is only one of a large number of
tools available to us for measuring the performance of machines
and working out effectively which machine to get. Some tools
for the assessment of computer performance are the following:
(1) Mathematical models, based on operations research or




(3) Programs designed to test specific functions.
(4) Hardware monitors.
(5) Software assessment, such as examining the operating
system or using trace programs.
(6) Cost analysis, which is kept entirely separate from
the technical evaluation.
e. Selection
At this point, the winning vendor is selected,
after the proposals have passed the technical evaluation,
benchmarking, cost analysis, and check that both parties
agree to the contractual terms and conditions.
f. Contract Award
This is the final step of the selection process.
The user must verify the winning vendor that the business
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decision has been made, clearances and approvals have been
obtained and the authorized person may award the contract.
The selection process is lengthy, costly, and difficult
However, it is necessary to follow step-by-step all the





CHECKLIST FOR EVALUATING MICROCOMPUTER VENDOR POLICIES
Payoff Idea
There are two sides, to every coin. On one hand, select-
ing a microcomputer system for a specific application or job
requires consideration of hardware and software performance.
On the other hand, vendor support may be crucial in the form
of services (both pre- and post-installation) , hardware main-
tenance contracts, software maintenance practices, and educa-
tional programs. Buying a microcomputer based on hardware
and software performance alone, without considering other
vendor policies, is precarious. This paper presents pertinent
categories for vendor comparison and a checklist for evaluating
any vendor's offerings. These questions can also be submitted
to a vendor when a competitive analysis must be performed.
Evaluation Methodology
In order for buyers to evaluate vendor policies effectively,
current information must be available. This paper assembles a
checklist of questions that may be used to structure the in-
formation collection process. The buyer should first read the
checklist in order to become familiar with the specific infor-
mation used to compare vendor policies, and then choose those
questions most pertinent for the desired project or applica-
tion. Potential vendors should then be selected and asked to
respond, in writing, to these questions, in sufficient time.
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Using this checklist properly should guarantee thorough
information collection, and define the scope and cost of
services available [27j .
CHECKLIST QUESTIONS
The evaluator should request the following information
from the vendor.
Hardware Sales
Policies regarding a manufacturer's pricing structure are
one of the primary considerations made before purchasing any
computer system. This section contains a series of questions
pertaining to vendor sales posture, available discounts,
trade-in allowances. Original Equipment Manufacturer (OEM)
equipment resale, etc.
1. Do you rent, lease, or sell your equipment?
2. If you provide a lease, is it (a)
" Monthly, within a 90-day cancellation?
° One-year lease?
° Two-to-four-year lease?
° Full payout lease?
° Lease/other terms?
3. Do you offer quantity discounts to end-users on your
equipment?






















5. Where is the discount based? Specify.







7. Do you pay for the shipping costs?
7a. .What are your specified delivery times
° Immediately?
° 30 days?
° 60 days or less?
° 90 days or more? Specify.
8. Do you accept trade-in of old equipment on new?
8a. If yes, what is your allowance structure? Specify.
8b. Will you sell used and/or reconditioned hardware?
8c. If yes, how is it discounted? Specify.
9. Will you sell OEM designated equipment to an end user?
9a. Is the OEM equipment normally sold under your name or




Another important consideration is the extent and breadth
of the hardware warranty. The duration, the types of service
included, etc., are important and useful.
1. Do you warrant your hardware?
la. If yes, parts only, or parts and labor? Specify,




°One year or more? Specify.




3. Do you provide warranty service outside of normal working
hours?
3a. If yes, is it billable or non-billable?
3b. Do you bill extra for travel?
4. Do you charge for situations in which no defect is found?




After the warranty period expires, contract and/or per-call
maintenance must be carefully considered in order to plan for
most contingencies. The availability of maintenance on for-
eign peripherals is also important, as are the type and cost
of maintenance education that is offered.
1. Do you offer maintenance at the customer's location on:
°A contractual basis?
°An hourly basis?
la. If yes, do you charge extra for:
°Weekends?
°Nights?
°Cases in which no trouble is found?
^Operator errors?
°Other? Specify.
2. Do you charge to correct a design defect?
3. Do you offer maintenance education?
3a. If yes, is it:
"Billable and/or non-billable?
"Available at the customer's location?




Software support is also a primary consideration, especi-
ally in terms of the cost of license fees and the extent of
the license.
1. Is your firm's software copyrighted?
2. Do you sell or license your software?
3. Is there a license fee?





4, Do you offer software discounts if a customer upgrades
from one licensed product to another?
5. Is software under development ever made available to users?
5a. If yes, under what circumstances?
Software Distribution
The form in which the software is distributed is often
important to the system user.
1. On what media does your firm distribute software?
"Diskettes?
"Other? Specify.




3. How many copies of related software publications are




Once the system is in place, it must be maintained.
1. Is software maintenance available?
la. If yes, is it included in the software price?




2. Is a hardware maintenance contract a prerequisite for
software maintenance?
3. Does the user pay for software functional upgrades?
4. While supported by a maintenance agreement for a typical
operating system, what does a user automatically receive
from the firm? Specify.
5. What must a user do to receive a new version or release
of a product to which he is licensed? Specify.
6. For how many months may a user be covered by a maintenance
contract after a new release/version is available if he
does not upgrade?
7. What types of on-site assistance/maintenance are available?
Specify.




9. Does your firm offer software education?




AN INTERACTIVE COMPUTER GRAPHICS jlCG)
SYSTEM SELECTION CHECKLIST
Once you have determined your functional requirements, you


















I/O, display, software, overall.
I/O, display, overall.
I/O.
I/O, display (number, shades, brightness)
I/O, display, software, tape, disk,
printer, overall.




All devices (specific requirements).
Overall, units of work/units of time.
Needs.
Range of data sources.
Temperature, humidity, lighting, static,
dirt, noise.
Hardware, software (when the system
will be operational)
.
How many operators, with what skills
will be available?
Maximum down time of the system.
Specific tools to check the system.






1. Tables IX, X, and XI provide performance summaries
of the following three major classes of processor components
respectively:
a. Microprocessor - -a general purpose processor on
one to three chips. It contains an arithmetic and logic
unit (ALU), an address and data bus (sometimes multiplexed),
a built-in instruction set, and the basic control logic.
b. Microcomputer - -an all-in-one general purpose
processor that is similar to the microprocessor except that
the chip contains the main control program in read-only
memory (ROM) and possibly a clock oscillator, some input/
output (I/O) capability, and some read-write random access
memory (RAM)
.
c. Bit Slice --an enhanced subsection of the micro-
processor's ALU. Besides the slice, which is available in
two and four-bit sections, other circuits must be added to
provide the basic control logic.
There are, of course, other classes of yP components-
dedicated controller chips that are either custom designed or
preprogrammed for specific applications, i.e., calculator
chips, floppy-disc controllers, etc.




3, Table XIII shows the vendors that are vying for a
share of the bubble -memory business and each is developing
its own support components. The fact is that the range of
available components has grown faster than anyone expected.
4. Table XIV - Operating Systems for yC
As figure 19 illustrates, an OS is divided into
layers; innermost are the essential functions that sustain
the yP's very life. Then comes a group of subprograms that
permit interaction with the outside world; then a number of






"^v.,,,^ / Interrupt BootstrapV
^'^'"^^ Handler ^^^ r^
Multi-
1
/ C P U \ \ ^0
Ne?work\ I Decoder / 1
i^g \ I/O v_ y /
^^..''''^''^ \ Driver Assembler y^^^,,,^^^
Data Nv /
\ Base ^v,^ ^y^\ Management/" •— ^ ..\ 7 \ Interpreter^
\^ / Editor \ /
\v / Debugger \ y^
Compiler
Figure 19 Layers of the operating system.
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The "kernel" Cist layer) - -typically on-chip ROM
that governs CPU activities-- is normally inaccessible to the
programmer.
Utilities. C2nd layer) may be on the yP chip or on
separate chips, but they are normally ROM-based as well.
The bulk of most general purpose OS code falls into
the outer circle (3rd layer)
.
Table XIV summarizes a number of commercially avail-
able operating systems, some dedicated (e.g., for development
systems), some general purpose. The listings are arranged
alphabetically.
5. Tables XV(a-i) present briefly the semiconductor
technologies currently used in yPs.
6. Table XVI presents the yP/yC families, for a first-
pass evaluation.
7. Table XVII gives, by curves, the production volumes
for many yPs and yCs from 1977 up to 1979.
8. Table XVIII gives the original source yP/yC manu-
facturers and most of the alternate source vendors' addresses,
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Processor Alternate Source Directory
Generic Data word
type number size (bits) Technology Original source Alternate sources
1600. 1610 16 NMOS General Instrument EM&M Semiconductor
1650. 1655 8 NMOS General Instrument EM&M Semiconductor
1802. 1803 8 CMOS RCA Hughes"& Solid State
Scientific
1872 4 PMOS Western Digital None
2650 8 NMOS Signetics Advanced Memory Systems
National Semiconductor





3000 2 STTL Intel Signetics
3850 8 NMOS Fairchild MostekT^otorola *
3859 8 NMOS Fairchild Discontinued
3870 8 NMOS Mostek Fairchild. Motorola
4040/4004 4 PMOS Intel National Semiconductor
5701/6701 4 STTL Monolithic Memories ITT Semiconductor
6100 12 CMOS Intersil Harris Semiconductor*^
6400 8 NMOS Motorola None
650O 8 NMOS MOS Technology Rockwell, Synertek
6800. 68A0O. 8 NMOS Motorola American Microsystems.*
68B0O Fairchild, Fujitsu,
Hitachi, Sescosem
^8ooO 16 »><MOS MoAo<rola Anm'^ »f;N*/-cU.;M
6801 8 NMOS Motorola None* '
6802 8 NMOS Motorola None
6809 8 NMOS Motorola None*
7150 4 PMOS ITT Semiconductor None
8000 8 PMOS General Instrument AEG. SGS-ATEs
8008 8 PMOS Intel None ^^ ^
8035. 8048. 8 NMOS Intel Advanced Micro Devices. <*CA,
8748 UUr5v^,^J^^Signetics^ Ntt"
8041, 8741 8 NMOS Intel None











^ NEC , RcA
None
9002 8 NMOS Electronic Arrays Discontinued
9080 8 NMOS Advanced Micro Devices Actually an alternate
source for 8080
9405. 34705 4 STTL/CMOS Fairchild (Macrologic) Signetics





type number size (bits) Technology Original source Alternate sources
9900 16 I^L/NMOS Texas Instruments American Microsystems
(NMOS version),ShC*
9940 16 NMOS Texas Instruments None*
9980 16 NMOS Texas Instruments None
10800 4 ECL Motorola None
14500 I CMOS Motorola None
8X300 8 STTL Signetics None
74S481 4 STTL Texas Instruments None
100 K 8 ECL Fairchild None*
COPS 4 PMOS National Semiconductor None
F8 8 NMOS Fairchild See 3850
FIOOL 16 Bipolar Ferranti None
IMP-4. 8. 16 4. 8, 16 PMOS National Semiconductor Rockwell
Macrologic 4 STTL/CMOS Fairchild See 9405. 34705
MCP-1600/W0-16 16 NMOS Western Digital None
Micromachme 8 NMOS Fairchild See 3859
mN601 16 NMOS Data General None
MN1400 4 NMOS Panasonic None
MN1610 16 NMOS Panafacom None
PACE 16 PMOS National Semiconductor Rockwell
PPS-4 4 PMOS Rockwell National Semiconductor
PPS-4/1 4 PMOS Rockwell None
PPS-4/2 4 PMOS Rockwell None
PPS-8 8 PMOS Rockwell National Semiconductor
PPS-8/2 8 PMOS Rockwell None
S2000 4 NMOS American Microsystems None
SBA 1 NMOS General Instrument None
SBP0400A/ 4 |2L Texas Instruments None
0401
A
SC/MP. SC/MPII 8 NMOS/PMOS National Semiconductor Rockwell, Signetics,
Western Digital
SMS-300 8 STTL Scientific Microsystems Signetics
SX200 4 PMOS Essex International None
T3190 12 PMOS. NMOS Toshiba None
T3444 4 NMOS Toshiba None
T3472 4 NMOS Toshiba None .
Motorola (for CMOSTMSIOOO. 1100, 4 CMOS, NMOS Texas Instruments
1200. 1300 or PMOS version)




4 PMOS NEC None
8 NMOS Zilog None*^^
Mostek. Sharp, NEC .S^SZ80 8 NMOS Zilog
Z8000 16 MMOS t\^o<s RocKweK*'*
* This product is still in development. ** Licensed.
(From: "Microprocessor Data Manual," D. Bursky, 1978)
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Fuptsu FBM0102 64 kbits Major/minor 18-pin Stock $1001 In developmer^t
FBM0201 64 kbits Serial/parallel
single-loop 18-pin Stock $1003 In development
FBM0301 256 kbits Ma|or/minor
block-replicate 16-pin Stock $500 In development
Hitachi H3M 64 kbits
HSM 256 kbits No information avaltable
HBM 1 Mbit
Intel 7.10 I Mbit Major/minor
block-replicate Leadless 30 days $2000 Yes
Motorola' R6M256 256 kbits Maior/minor
block-replicate 18-pin Late 1980 In development
National
Semi-
conductor N<3M2255 255 kbits Major/mmor
block-replicate 16-pin Early 1980
In development
Early 1530
Plessey PB064/S1 64 kbits Serial shift register
(no loop) 12-pin Stock _4 In development
P8256 256 kbits Major/minor
block-replicate 18-pin Mid-1980 In develop-ier:
Rockwell R3M256 255 kbits Major/minor
block-replicate 18-pin Stock $500 In development
1 Mbit Major/minor
block-rephcate 18-pin Late 1979 — In develop*n€r^^
Siemens RB.V1256 256 kbits Major'minor
biock-repiicjte 18-pin Late 1980 In development
Texjs
Instruments Tie0203 92 kbits Major/minor 14-pin Stock $100 Yes
TIB0303 254 kbits Moior/minor
Diock-replicate l3-pin^ Stock $500 Yes
TICO250 256 kbits Mojor'minor
block-rephcate 24-pin 2nd qtr 1980 2nd qtr 15c0
TIB0500 512 kbits Ma|or/minor
block-replicate 24-pin 4th qtr 1979 $2100^ 2nd qtr 1550
TIB 1000 1 Mbit
(512 k X 2) Mjjor/mmor
block-replicate 24-pin 4th qtr 1979 $3100^ 2nd qtr 1550
1. Alternate source for Rockwell ROM256
2. 70-mil centers (an 13-pin, 100-mil version is also available)
3. 100-unit quantities.
4. Only board-level products will be available ($2997,
64 Kbytes, SBC-80 compatible)
5. Board-level evaluation subsystems with support ICs.
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The purpose of this table is to present briefly the semi
conductor technologies currently used in microprocessors
a. Characteristics of a Semiconductor Technology
1. Speed 5. Noise immunity
2. Density 6. Ruggedness
3. Cost 7. TTL compatibility
4. Power consumption 8. Maturity or experience











Power Ruggedness Experience TTL
1 = 1 = 1 = Compat-
lower most long ibility
cms 3 3 3 1 1 4 Yes
ECL 1 6 6 6 6 5 No
TTL Scho. 2 5 3 5 2 1 Yes
I^L 3 3 3 2 3 6 ?
NNJOS 5 1 2 3 4 3 Sometimes
Application Requirements and Appropriate yP Technologies
Requirement Most Suitable Technologies
Low cost PMOS, NMOS
Small size PMOS, NMOS
High speed ECL, TTL Schottky











Standard parts in same technology
Large memories in same technology
Most support
PMOS, NMOS
TTL Schottky, CMOS, ECL





d. Typical Characteristics of Semiconductor Technologies
Typical Typical Typical Typical Noise
Gate Size Delay/Gate Typical Cost/Gate Immunity











































One square mil» = 6.45 x 10' square centimeters
e. Types of Semiconductor Memory
Typical
Memory Type Variability Technolog les Volatility Size (bits) Use
ROM Fixed All Nonvolatile 16K Program memory,
tables
PROM Programmed Most Nonvolatile IK to 16K Program memory,
once tables
EPROM Can be MOS Nonvolatile 2K to 32K Program memory,
reprogrammed tables
EAROM Can be Few Nonvolatile IK Program memory,
reprogrammed tables
RAM Variable All Volatile IK to 16K Data
Shift register Variable All Volatile 8-256 Input/output
Buffer Variable Most Volatile 32-256 Input/output
f. Availa.ble Semiconductor RAMs
Maximum Typical Typical Dynamic Typical
Technology Size Cbits) Size (bits) Access Time or Static Cost
PMOS 4K IK 1 Ps Both $3/lK bits
>MDS 16K IK 300 -500 ns Both 2/lK bits
CMOS IK 256 100 -500 ns Static 20/lK bits
Schottky TTL IK 256 50 -100 ns Static 20/lK bits
ECL IK 128 10-50 ns Static 15/128 bits




g. Available Semiconductor ROMs
Majjcimum Typical Typical Typical









800 ns 1.5 ys,$25/16K












PMOS 1K-8K 1 - 2 lis 2 min $20/2K
NMOS 1K-32K 300 ns - 1 ys 2 min 20/8K
TTL 512-4K 50 - 100 ns 30 s 22/lK
Schottky TTL 512-16K 50 - 100 ns 30 s 6/lK
ECL IK 10 - 50 ns
i. Typical Shift Registers
Maximum Operating
Technology Sizes (bits) Frequency (MHZ) Cost
PMOS up to 2K
NMOS up to 2K
CMOS up to 200
Schottky TTL 4 or 8




















4(18 BIT ,P« 16 BIT Ps BIPOLAR















































































































Viforksheet for a first-pass evaluation of yP/yC-chip
families. The attempt at such an evaluation-reflected in the
rankings within each application area-hinges on the criterion
that high-volume production makes a yP or yC a safe bet;
technical appeal is the secondary criterion. Lines connecting
chips in the different application areas show which families
have the broadest application flexibility (solid link with
relatively strong family relationship and dashed link chips
with weaker ties.)




Production Volumes of yPs and yCs
Production volumes for many yPs and yCs soared in 1979.
The older PMOS 1-chip yCs continue to lead in volume, with the
TMS lOQO remaining ahead of all competition by a wide margin.
In the 8-bit 1-chip-yC field, Intel's 8048 is coming on strong
and could surpass the 8080 in overall profitability. In the
16-bit-yP field, trends haven't developed with regard to the
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Access Time - The delay between the time when a memory receives
an address and the time when the data from that address is
available at the outputs.
Accumulator - A register that is the source of one operand and
the destination of the result fpr most arithmetic and
logical operations.
Active-High - The active state is the one state.
Active-Low - The active state is the zero state.
Ada - High order level language designed for the necessities
of DOD.
Address - The identification code that distinguishes one
memory location or input/output port from another and that
can be used to select a specific one.
Addressing Methods (Modes) - The methods for specifying the
addresses to be used in an instruction. Common addressing
methods include direct, indirect, indexed, relative, and
stack.
ALGOL - Algorithmic Language, a widely used high-level language
designed for systems and scientific applications.
Analog - Continuous signal or representation of a quantity that
can take any value.
Anode - Positive terminal.
Architecture - Structure of a system. Computer architecture
often refers specifically to the CPU.
Arithmetic-Logic Unit (ALU) - A device that can perform any
of a variety of arithmetic or logical functions under the
control of function inputs.
Arithmetic Shift - A shift operation that preserves the value
of the sign bit (most significant bit)
.
Arm - See Enable, but particularly applied to enabling
interrupts
.
ASCII - American Standard Code for Information Interchange, a




Assembler - A computer program that converts assembly language
programs into a form (machine language) that the computer
can understand. The assembler translates mnemonic
instruction codes into binary numbers, replaces names with
their binary equivalents, and assigns locations in memory
to data and instructions.
Assembly Language - A programming language in which the pro-
grammer can use mnemonic instruction codes, labels, and
names to refer directly to their binary equivalents. The
assembler is a low-level language, since each assembly
language instruction translates directly into a specific
machine language instruction.
Asynchronous - Operating without reference to an overall
timing source, that is, operating at irregular intervals.
Attached Input/Output - An addressing method for input/output
ports that identifies the ports either directly (if the
port is attached to the CPU) or from the address in memory
to which the port is attached. The port is usually
selected with special instructions that are decoded either
in the CPU or in the memory section. Systems using
attached I/O are frequently based on LSI devices that
combine memory, input/output, and processor functions.
Auto-Correlation Functions (ACF) - Output of the transmitted
signal.
Autoindex - An index register that is automatically incre-
mented or decremented with each use.
Auxiliary Carry Bit - See Half-Carry Bit.
Bank - A directly addressable set of registers or memory loca-
tions. The register or other storage device that selects
banks is called a "bank switch."
Baud - A communications measure for serial data transmission,
bits per second but including both data bits and bits
used for synchronization, error checking and other purposes
Baud Rate Generator - A device that generates the proper timing
interval between bits for serial data transmission.
Baudot Code - A 5-bit character code used in telegraphy and
some communications terminals.
BCD (Binary-Coded Decimal) - A method for representing decimal
numbers whereby each decimal digit is separately coded
into a binary number.
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Benchmark Program - A sample program used to evaluate and
compare computers.
Bidirectional - Capable of transporting signals in either
direction.
Binary - A binary digit, possible values zero or one.
Bit Manipulation (or Bit Banging) - The examination and
changing of single bits or small groups of bits within
a word.
Bit Slice - A section of a CPU that may be combined in parallel
with other such sections to form complete CPUs with various
word lengths.
Bootstrap Loader (or Bootstrap) - Technique for loading first
instructions of a program into memory and then using these
instructions to bring in the rest of the program. The
first instructions (called the "bootstrap") may reside in
a special read-only memory.
Borrow - A status bit that is one if the result of an unsigned
subtraction was negative.
Bottom-Up Design - A design method in which parts (or modules)
of a system are designed and tested separately before
being combined.
Bounce - Moving back and forth between states before reaching
a final state.
Branch Instruction - See Jump Instruction.
Breakpoint - A location specified by the user at which program
execution is to end temporarily. Used as an aid in program
debugging.
Bus - A group of parallel lines that connect two or more
devices.
Bus Contention - A situation in which two or more devices are
trying to place data on a bus at the same time.
Bus Driver - A device that amplifies outputs sufficiently so
that they can be recognized by the devices on a bus.
Bus Isolation - Buffering parts of the bus away from other
parts with buffers and drivers.
Bus Transceiver - A device that acts as both a bus driver and
bus receiver; that is, it interfaces a bidirectional bus
to two unidirectional buses.
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Byte - The basic grouping of bits that the computer handles
as a unit, most often eight bits in length.
Call - See Subroutine.
Carry Bit - A status bit that is one if the last operation
generated a carry from the most significant bit.
Cartridge (or 3M Mag-Tape Cartridge) - A compact, enclosed
package of magnetic tape that uses 1/4-inch tape and
records 1600 bits per inch at 30 in./s on four tracks.
Cassette - An enclosed package of magnetic tape usually housed
in a plastic container. Both audio and digital versions
exist; the digital ones are more reliable and more
expensive. The standard unit is the Philips-type cart-
ridge, which consists of 282 feet of 0.015-in. magnetic
tape, phase encoded at 800 bits per inch.
Cathode - Negative terminal.
Central Processing Unit (CPU) - The control section of a
computer. It contains the arithmetic unit, registers,
instruction-decoding mechanism, and timing and control
circuitry.
Checksum - A logical sum of data that is included in a record
as a guard against recording or transmission errors.
Chip - A substrate containing a single integrated circuit.
Clear - Set state to zero; an input to a device that sets the
state to zero.
Clock - A regular timing signal that governs transitions in a
system.
CMOS - Complementary metal-oxide semiconductor, a logic family
that uses complementary N-channel and P-channel MOS
field-effect transistors to provide high noise immunity
and low power consumption.
Coding - The writing of programs in a language that is compre-
hensible to a computer system.
Common-Anode Display - A multiple display in which signals are
applied to the cathodes of the individual displays and the
anodes are tied together to the power supply; uses nega-
tive logic (i.e., a logic zero turns a display on).
Common-Cathode Display - A multiple^ display in which signals
are applied to the anodes of the individual displays and
the cathodes are tied together to ground. Uses positive
logic (i.e., a logic one turns a display on).
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Common I/O - Uses the same lines for input and output.
Communications Register Unit CCRU) - The general-purpose
command- driven hardware interface of TI's 990/9900 yP
family.
Comparator - A device that produces outputs that show whether
one input is greater than, equal to, or less than the
other input. Both analog and digital comparators exist.
Compiler - A program that converts a program in a high-level
or procedure-oriented language into an assembly or machine
language program.
Computer-aided design (CAD).
Concurrent characteristics - One of several characteristics
associated with the definition of a process in yP PASCAL,
including the process priority, the stack size and the
heap size.
Condition Code (or Flag) - A single bit that indicates a con-
dition within the computer, often used to choose between
alternate instruction sequences.
Condition Code Register - A register that contains one or more
condition codes.
Control Memory - A memory that holds microprograms- -that is,
a memory used to decode computer instructions.
Core Memory - A magnetic memory that can be magnetized in one
of two directions so as to represent a bit of data.
Counter - A clocked device that enters a different state after
each clock pulse (up to its capacity) and produces an
output that reflects the total number of clock pulses it
has received. Counters are also referred to as "dividers,"
since they divide the input frequency by "n" where "n"
is the capacity of the counter.
Cross-Assembler - An assembler that runs on a computer other
than the one for which it assembles programs.
CRT - Cathode- ray tube.
Current Page - The page of memory on which the present instruc-
tion is located.
Current-Loop Interface (or Teletype Interface) - An interface
that allows connections between digital logic and a device
that uses current-loop signals-- that is, typically the
presence of 20 mA in the loop is a logic one and the absence
of that current is a logic zero.
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Cycle Stealing - Using a cycle during which the CPU is not
accessing the memory for a DMA operation.
Cycle Time - Time interval at which a set of operations is
repeated regularly in the same sequence.
Cyclic Redundancy Check CCRC) - An error-detecting code
generated from a polynomial that can be added to a data
record or sector.
Daisy-Chain - An input or output method whereby signals pass
from one device to another until accepted or blocked.
Activity near the control unit for the chain will block
activity farther from the control unit.
Data Acquisition System - A system that will accept several
analog inputs and produce corresponding digital data.
The system usually includes sample and hold circuitry,
multiplexers, and converters.
Data Fetch Cycle - A computer operation cycle during which
data is brought from memory to the CPU.
Data Pointer (or Pointer) - A register or memory location
that holds an address rather than the data used.
Debounce - Convert the output from a contract with bounce
into a single, clean transition between stated.
Debounce Time - The amount of time required to debounce a
closure.
Debug - To eliminate programming errors, sometimes referred
to as verifying the program.
Debugger (or Debug Program) - A program that helps in finding
and correcting errors in a user program.
Decade Counter - A counter with ten different states.
Decimal Adjust - An operation that converts a binary arith-
metic result to a decimal C^CD) result.
Decoder - A device that produces unencoded outputs from coded
inputs
.
Delay Time - The amount of time between the clocking signal
and the actual appearance of output data, or the time
between input and output.
Demultiplexer - A device that directs a time-shared input to
one of several possible outputs, according to the state
of the select inputs.
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DOD - Department of Defense.
Destructive Readout (DRO) - The contents cannot be determined
without changing them.
Development System - A special computer system that includes
hardware and software specifically designed for developing
programs and interfaces.
Device, Logical - An entity with which programs can perform
device- independent I/O.
Device, Physical - An entity that communicates with programs
via a CRU or memory-mapped I/O and interrupts.
Diagnostic (Program) - A program that checks part of a system
for proper operation.
Digital - Having discrete levels, quantized into a series of
distinct levels.
Direct Addressing - An addressing method whereby the address
of the operand is part of the instruction.
Directly Addressable - Can be addressed without changing the
contents of any registers or bank switches.
Direct Execution - A method whereby the computer directly
executes statements in a high-level language rather than
translating those statements into machine or assembly
language.
Direct Memory Access (DMA) - An input/output method whereby
an external controller directly transfers data between
the memory and input/output sections without processor
intervention.
Disable - Prohibit an activity from proceeding or a device
from producing data outputs.
Disable Time (Output) - The amount of time required for an
active tri-state output to enter the third or open-
circuit state.
Disarm - See Disable, but particularly applied to disabling
interrupts
.
DFT - Discrete Fourier Transforms.
Disk Operating System (DOS) - An operating system that trans-
fers programs and data to and from a disk, which may be
either flexible or fixed-head; the operating system may
itself be largely resident on the disk.
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Diskette - See Floppy Disk.
Divider - See Counter.
Dual Inline Package CDIP or Bug) - A semiconductor chip
package haying two rows of pins perpendicular to the
edges of the package, sometimes called a "bug," since
it appears to have legs.
Dynamic Memory - A memory that loses its contents gradually
without any external causes.
EAROM - Electrically alterable ROM, a nonvolatile RAM, often
with a relatively long write time.
EBCDIC - Expanded Binary-Coded Decimal Interchange Code, an
8-bit character code often used in large computers.
ECL - Emitter-coupled logic, a high-speed bipolar technology
often used in computer mainframes.
Editor - A program that manipulates text material and allows
the user to make corrections, additions, deletions, and
other changes.
Effective Address - The actual address used by a particular
instruction to fetch or store data.
Emulator - A microprogrammed copy of an existing system.
Enable - Allow an activity to proceed or a device to produce
data outputs.
Encoder - A device that produces coded outputs from unencoded
inputs.
EPROM (or EROM) Erasable PROM, a PROM that can be completely
erased by exposure to ultraviolet light.
Error-Correcting Code - A code that can be used by the
receiver to correct errors in the messages to which the
code is attached; the code itself does not contain any
additional message.
False Start Bit - A start bit that does not last the minimum
required amount of time, usually caused by noise on the
transmission line.
Fan- In - The number of inputs connected to a gate.
Fan-Out - The maximum number of outputs of the same family




FFAT - Fast Fourier Transforms.
Field-Programmable Logic Array (FPLA] - A programmable logic
array that can be programmed by the user.
FIR - Finite Impulse Response, filters.
Firmware - Microprograms, usually implemented in read-only
memories
.
Fixed- Instruction Computer - A computer for which the manu-
facturer determines the instruction set. As opposed to
microprogrammable computer.
Fixed Memory - See ROM.
Flag - See Condition Code.
Flatpack - A semiconductor chip package in which the pins are
in the same plane as the package rather than perpendicular
to it as in a DIP.
Flip-Flop - A digital electronic device with two stable
states that can be made to switch from one state to the
other in a reproducible manner.
Floating - Not tied to any logic level, often applied to
tri-state outputs that are in the high- impedance state.
TTL devices usually interpret a floating input as a logic
one.
Floppy Disk [or Flexible Disk) - A flexible magnetic surface
that can be used as a data storage device; the surface
is divided into sectors. An IBM-compatible floppy disk
is one that uses formatting and sectoring techniques
originally introduced by IBM. The individual floppy
disk is sometimes called a "diskette."
Flowchart - A graphical representation of a procedure or
computer program.
FORTRAN - A high-level (procedure-oriented) programming
language devised for expressing scientific problems
in algebraic notation. Short for Formula Translation
Language.
FTR - Functional Throughout Rate.
Gate - A digital logic element where the binary value of the




GaAs - Gallium-Arsenide gates.
General-Purpose Interface Bus (GPIB or Hewlett-Packard Bus) -
A standard interface for the transmission of parallel
data in a network of instruments. The GPIB has 8 data
lines, 8 control lines, and 8 ground lines.
General-Purpose Register - A register that can be used for
temporary data storage.
Gray Code - A binary code sequence in which only one bit
changes in a transition to the next higher or lower
value.
Half-Carry (or Auxiliary Carry) Bit - A status bit that is
one if the last operation produced a carry from bit 3
of an 8-bit word. Used on 8-bit microprocessors to make
the correction between binary and decimal (BCD) arith-
metic.
Hardware - Physical equipment forming a computer system.
Heap - A data area holding dynamically allocated variables.
Hex - (1) Containing six distinct logic elements, as in hex
buffers; (2) abbreviation for hexadecimal or base 16.
Hexadecimal - Number system with base 16. The digits are
the decimal numbers through 9, followed by the letters
A through F.
High- Impedance State - See Tri-State.
HLL (High-Level Language, or Procedure-Oriented Language) -
A programming language for which the statements represent
procedures rather than single machine instructions.
FORTRAN, COBOL, and BASIC are three common high-level
languages. A high-level language requires a compiler
that translates each statement into a series of machine
language instructions.
HOL - High Order Language Csame as HLL).
Hold Time - The amount of time after the end of an activity
signal during which some other signal must be stable to
ensure the achievement of the correct final state.
IEEE Standard 488 Bus - See General-Purpose Interface Bus.
Immediate Addressing - An addressing method in which the
operand is part of the instruction itself.




Implied (ov Inherent} Addressing - The operation code itself
specifies all the required addresses.
In-Circuit Emulator - A device that allows a prototype to be
attached to a development system for testing and debugging
purposes.
Index Register - A register that can be used to modify memory
addresses
.
Indexed Addressing - An addressing method in which the address
included in the instruction is modified by the contents
of an index register in order to find the actual address
of the data.
Indirect Addressing - An addressing method in which the address
of the data, rather than the data itself, is in the memory
location specified by the instruction.
Input/Output (Section) - The section of the computer that
handles communications with external devices.
Instruction - A group of bits that defines a computer oper-
ation and is part of the instruction set.
Instruction Cycle - The process of fetching, decoding, and
executing an instruction.
Instruction Execution - The process of performing the oper-
ations indicated by an instruction.
Instruction (Execution) Time - The time required to fetch,
decode, and execute an instruction.
Instruction Fetch - The process of addressing memory and
reading an instruction word into the CPU for decoding.
Instruction Length - The number of words of memory needed
to store a complete instruction.
Instruction Repertoire - See Instruction Set.
Instruction Set - The set of general-purpose instructions
available with a given computer- -that is, the set of
inputs to which the CPU will produce a known response
during the instruction fetch cycle.
Integrated Circuit (J.CI - A complete circuit on a single
substrate or chip.
2
I L - Integrated- injection logic, a bipolar technology that
uses only transistors (both vertical and lateral) to




Intelligent Terminal (or Smart Terminal) - A terminal that has
some data processing capability or local computing capa-
bility.
Interpreter - A program that fetches and executes instructions
written in a high-level language. An interpreter executes
each instruction as soon as it reads the instruction; it
does not produce an object program, as a compiler does.
Interrupt - A computer input that temporarily suspends the
normal sequence of operations and transfers control to a
special routine.
Interrupt-Driven System - A system that depends on interrupts
to handle input and output or that idles until it receives
an interrupt.
Interrupt Mask (Interrupt Enable) - A mechanism that allows
the program to specify whether interrupts will be accepted.
Interrupt Service Routine - A program that performs the actions
required to respond to an interrupt.
Inverter - A logic device that complements the input.
Isolated Input/Output - An addressing method for I/O ports
that uses an addressing system distinct from that used
by the memory section.
Jump Instruction - An instruction that places a new value in
the program counter, thus departing from the normal one-
step incrementing. Jump instructions may be conditional;
that is, the new value may only be placed in the program
counter if certain conditions are met.
Jump Table - A table that contains the addresses of routines
to which the computer can transfer control.
K- 2 or 1024 words, a unit of memory.
Keyboard - A collection of key switches.
Keyboard Encoder - A device that produces a unique output code
for each possible closure on a keyboard.
Keyboard Scan - The process of examining the rows and columns
of a matrix keyboard to determine which keys have been
pressed.
Kilobit - 1000 bits.
Label - A name attached to a particular instruction or state-
ment in a program that identifies the location in memory




Large-Scale Integration CLSI) - An integrated circuit with
complexity equivalent to over 100 ordinary gates.
Latch - A temporary storage device controlled by a timing
signal. The contents of the latch are fixed at their
current values by a transition of the timing signal
Cclock} and remain fixed until the next transition.
Light-Emitting Diode (LED) - A semiconductor device that
emits light when biased in the forward direction.
Linear Select - Using coded bus lines individually for selec-
tion purposes rather than decoding the lines. Linear
select requires no decoders but allows only "n" separate
devices to be connected rather than 2^, where n is the
number of lines.
Linking Loader - A loader that will enter a series of programs
and subroutines into memory and provide the required
interconnections.
Loader - A program that reads a user or system program from
an input device into memory.
Logic Analyzer - A test instrument that detects and displays
the state of parallel digital signals.
Logic Design - Design using digital logic circuits.
Logic Shift - A shift operation that places zeros in the
empty bits.
Logical Sum - A bit-by-bit EXCLUSIVE-ORing of two binary
numbers
.
Lookahead Carry - A device that forms the carry bit from a
binary addition without using the carries from each bit
position.
Loop - A self-contained sequence of instructions that the
processor repeats until a terminal condition is reached.
A conditional jump instruction can determine if the loop
should be continued or terminated.
Low-Level Language - A language in which each statement is
directly translated into a single machine language in-
struction. See Assembly Language and iMachine Language.
Low-Power Schottky TTL - A low-power variant of standard TTL.
Machine Code - See Machine Language.
Machine Cycle - The basic CPU cycle. One machine cycle is




Machine Language - The programming language that the computer
can directly understand with no translation other than
numeric conversions. A machine language program can be
loaded into memory and executed. The value of every bit
in every instruction in the program must be specified.
Macro - A name that represents a sequence of instructions.
The assembler replaces a reference to the macro with a
copy of the sequence.
Macroassembler - An assembler that has facilities for macros.
Macroinstruction - An overall computer instruction fetched
from the main memory in a microprogrammed computer.
MBM - Magnetic Bubble Memory.
Majority Logic - A combinational logic function that is true
when more than half the inputs are true.
Mark - The one state on a serial data communications line.
Mask - (1) A glass photographic plate that defines the dif-
fusion patterns in integrated circuit production. (2) A
bit pattern that isolates one or more bits from a group
of bits.
Maskable Interrupt - An interrupt that the system can disable.
Matrix Keyboard - A keyboard in which the keys are connected
in rows and columns.
MTBF - Mean time between failures.
MTTR - Mean time to repair.
Medium-Scale Integration (MSI) - An integrated circuit with
a complexity of between 10 and 100 gates.
Megabit - One million bits.
Memory (Section) - The section of a computer that serves as
storage for data and instructions. Each item in the mem-
ory has a unique address that the CPU can use to fetch it.
Memory Address Register (or Storage Address Register) - A
register that holds the address of the memory location
being accessed.
Memory-Mapped Input/Output - An addressing method for I/O
ports that uses the same addressing system as that used
by the memory section.
Meta-Assembler - An assembler for which the input instruction
patterns can be defined and that can, therefore, assemble
programs for different computers.
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Microassembler - An assembler specifically designed for
writing microprograms.
Microcomputer - A computer whose CPU is a microprocessor. A
microprocessor plus memory and input/output circuitry.
Microcontroller - A microprogrammed control system without
arithmetic capabilities.
Microinstruction - One of the words in a control memory-
-
that is, one of the organized sequence of control signals
that form the instructions at the control level.
Microprocessor - The central processing unit of a small
computer, implemented on one or a few LSI chips.
Microprocessor Analyzer - A piece of test equipment that can
be used to trace and debug the operations of a micro-
processor.
Microprogram - A program written at the control level and
stored in a control memory.
Microprogrammable - Having a microprogrammed control function
that the user can change. That is, the user can add,
enter, or replace microprograms.
Microprogrammed - Having the control function implemented
through microprogramming.
Microprogramming - The implementation of the control function
of a processing system as a sequence of control signals
that is organized into words and stored in a control
memory.
Mnemonics - Symbolic names or abbreviations for instructions,
registers, memory locations, etc., which suggest their
actual functions or purposes.
Modem - Modulator/demodulator, a device that adds or removes
a carrier frequency, thereby allowing data to be trans-
mitted on a high-frequency channel or received from such
a channel.
Modular Programming - A programming method whereby the entire
task is divided into logically separate sections or
modules
.
Monitor - A simple operating system that allows the user to
enter or change programs and data, to run programs, and




Monostable Multivibrator (or One-Shot) - A device that pro-
duces a single pulse of known length in response to a
pulse input.
MOS - Metal-oxide semiconductor, a semiconductor process that
uses field-effect transistors in which the current is
controlled by the electric field around a gate.
Multiplexer (or Selector] - A device that selects one of
several possible inputs to be placed on a time-shared
output bus according to the state of the select inputs.
Multiprocessing - Utilizing two or more processors in a single
system, operating out of a common memory.
MAC - Multiplier-accumulator.
- 9Nanosecond - 10 second, abbreviated ns
.
Negative Logic - Circuitry in which a logic zero is the active
or ON state.
Nesting - Constructing subroutines or interrupt service
routines so that one transfers control to another and so
on. The nesting level is the number of transfers required
to reach a particular routine without returning.
Nibble - A sequence of four bits operated on as a unit.
N-Key Rollover (NKRO) - Resolving any number of simultaneous
key closures into consecutive output codes.
NMOS - N-channel metal-oxide semiconductor, a logic family that
iBes N-channel MOS field-effect transistors to provide
high density and medium speed.
Noise Margin - The noise voltage required to make logic
circuits malfunction.
Nondestructive Readout (NDRO) - The contents of the device can
be determined without changing those contents.
Nonmaskable Interrupt - An interrupt that the system cannot
disable.
Nonvolitile Memory - A memory that does not lose its contents
when power is removed.
No-Op (or No Operation) - An instruction that does nothing
other than increment the program counter.
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Object Program (or Object Code) - The program that is the
output of a translator program, such as an assembler or
compiler. Usually a machine language program ready for
execution.
Octal - Number system with base 8. The digits are the decimal
numbers through 7.
Offset - A number that is to be added to another number to
calculate an effective address.
One-Address Instruction - An instruction in which only one
data address must be specified. The other data, if




A bit-by-bit logical complement of a binary
One-Shot - See Monostable Multivibrator.
On-Line System - A computer system in which information
reflecting current activity is introduced as soon as it
occurs.
Open-Collector Output - A special output that is active-low
but not high. Such outputs can be wire-ORed to form a
bus employing negative logic.
Operating System - System software that controls the overall
operation of a computer system and performs such tasks as
memory allocation, input and output distribution, inter-
rupt processing, and job scheduling.
Operation Code (Op Code) - The part of an instruction that
specifies the operation to be performed during the next
cycle
.
Optoisolator - Semiconductor device consisting of an LED and
a photodiode or phototransistor in close proximity.
Current through the LED causes internal light emission
that forces current to flow in the phototransistor.




A status bit that is one if the last operation
two's complement overflow.
Overlay - The section of a program that is actually resident
in memory at a particular time. A large program can be
divided into overlays and run on a computer having limited
memory but backup storage for the rest of the program.
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Page - A subdivision of the memory section.
Page Zero - The first page of memory; the most significant
address bits (s>t page number) are zero.
Parallel - More than one bit at a time.
Parity - A 1-bit code that makes the total number of one bits
in the word, including the parity bit, odd (odd parity)
or even (even parity)
.
Parity Bit - A status bit that is one if the last operation
produced a result with even (if even parity) or odd (if
odd parity) parity.
Passing Parameters - See Subroutine.
Pipelining - Overlapping cycles so that different parts of
consecutive cycles are performed at the same time.
PL/I - Programming Language 1, a high-level language devel-
oped by IBM that combines many of the features of earlier
languages, such as ALGOL, COBOL and FORTRAN. Many versions
exist for microprocessors, such as PL/M, MPL, SM/PL, and
PLuS.
PMOS - P-channel metal-oxide semiconductor, a logic family
that uses P-channel MOS field-effect transistors to pro-
vide high density and low speed.
Pointer - Register or memory location that contains an address
rather than data.
Polling - Determining the state of peripherals or other
devices by examining each one in succession.
Pop (or Pull) - Remove an operand from a stack.
Port - The basic addressable unit of the computer input/output
section.
Power-On Reset - A circuit that automatically causes a RESET
signal when the power is turned on, thus starting the
system in a known state.
Pre-empted Process - A process which, because of scheduling
policy, must relinquish the processor to another process.
Printed Circuit Board (PC Board) - A circuit board in which
the connections are made by etching with a mask.
Priority Interrupt System - An interrupt system in which some
interrupts have precedence over others--that is, will be
serviced first or can interrupt the others' service routines.
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Procedure-Oriented Language - See High-Level Language.
Program - A sequence of instructions properly ordered to
perform a particular task.
Program Counter - A register that specifies the address of
the next instruction to be fetched from program memory.
Program Library - A collection of debugged and documented
programs
.
Programmable Interface - An interface device that can have
its active logic structure varied under program control.
Programmable Logic Array (PLA) - An array of logic elements
that can be programmed to perform a specific logic
function; like a ROM except that only certain addresses
are decoded.
Programmable Timer - A device that can provide various
timing modes and intervals under program control.
Programmed Input/Output (I/O) " Input/output performed under
program control without using interrupts or direct
memory access.
PROM - Programmable read-only memory, a memory that cannot
be changed during normal operation but that can be
programmed by the user under special conditions. The
programming is generally not reversible.
PROM Programmer - A piece of equipment that is used to change
the contents of a PROM.
Prototyping System (or Development System) - A hardware
system used to breadboard a computer-based product.
Contains the computer plus the software and hardware
required for efficient development.
Pseudo-Operation (or Pseudo- Instruction) - An assembly
language operation code that directs the assembler to
perform some action but does not result in a machine
language instruction.
Pull - See Pop.
Pullup Resistor - A resistor connected to the power supply
that ensures that an otherwise open circuit will be at
the voltage level of the power supply.
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Pulse Generator - A device that produces a single pulse or
a series of pulses of predetermined length in response
to an input signal.
Push - Enter an operand into a stack.
Queue (s>v FIFO) - A set of registers or memory locations that
are accessed in a first-in, first-out manner. That is,
the first data entered into the queue will be the first
data read.
RAM - Random-access C^ead/write) memory, a memory that can
be both read and altered (written) in normal operation.
Random Access - All internal storage locations can be accessed
in the same amount of time.
Real Time - In synchronization with the actual occurrence of
events
.
Real Time System - A real-time system is one which reacts to
the environment by receiving data, processing it, and
returning results sufficiently quickly to affect the
reaction to the environment at that time.
Real Time Clock - A device that interrupts a CPU at regular
time intervals.
Recursive Subroutine - A subroutine that calls itself as part
of its execution.
Re-entrant Subroutine - A subroutine that can be executed
correctly even while the same routine is being interrupted
or otherwise held in abeyance.
Refresh - The process of restoring the contents of a dynamic
memory before they are lost.
Register - A storage location used to hold bits or words
inside the CPU.
Register Direct Addressing - An addressing method that is
the same as direct addressing except that the address
is in a register rather than in a memory location.
Relative Addressing - An addressing method in which the
address specified in the instruction is the offset from
a base address. The base address may be the contents
of the program counter or a base register. Relative




Relocatable - Can be placed in any part of memory without
changes-- that is, a program that can occupy any set of
consecutive memory addresses.
Reset - A signal that starts a system in a known state.
Resident Software - Software that can run on the computer
itself, unlike cross-assemblers or cross-compilers,
which must run on another computer.
Ripple Carry - Forming the carry bit from a binary addition
by using the carries from each bit position.
ROM - Read-only memory, a memory that contains a fixed
pattern of data permanently defined as part of the
manufacturing process.
ROM Simulator - A device that allows read/write memory to
act like ROM during system development; the simulator
usually has special display and debugging features.
Routine - A program or subprogram.
RS Flip-Flop - A flip-flop that can be placed in the 1 state
by a signal on the SET input or in the state by a signal
on the RESET input.
RS-232 - A standard interface for the transmission of serial
digital data.
Schmitt Trigger - A circuit used to produce a single, sharp
transition (i.e., a pulse) from a slowly changing input.
Schottky TTL - A high-speed variant of standard TTL.
Scratch-Pad Memory - Memory locations or registers that are
used to store temporary or intermediate results.
Second Source - A manufacturer who supplies a device or product
originated by another manufacturer.
Self-Assembler - An assembler that runs on the computer for
which it assembles programs.
Self-Checking Number - A number in which some of the digits
serve to check for possible errors in the other digits
and do not contain any additional information.
Self-Test - A procedure whereby a system checks the correct-
ness of its own operation.
Separate I/O - Uses different lines for input and output.
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Sequencer - A device that controls the ordering in time of
the states of a system or the order in which instructions
are executed.
Serial - One bit at a tijue.
Serial-Access - A storage device (such as a magnetic tape)
from which data can only be reached or retrieved by
passing through all intermediate locations between the
desired one and the currently available one.
Set - Make state a logic one.
Setup Time - The time, prior to a clock transition, during
which data must be stable for proper operation.
Seven- Segment Code - The code required to represent decimal
digits or other characters on a seven-segment display.
Seven-Segment Display - A display made up of seven separately
controlled elements that can represent decimal digits or
other characters.
Shift Register - A clocked device that moves its contents one
bit to the left or right during each clock cycle.
Sign Bit - The most significant bit of a register or memory
location; a status bit that is one if the most significant
bit of the result of the previous operation was one.
Sign Extension - The result of a right arithmetic shift that
copies the sign bit into the succeeding less significant
bits.
Sign-Magnitude Number - A number in which the most significant
bit represents the sign or polarity and the remaining bits
represent the magnitude.
Signal Conditioning - Making a signal compatible with the
input requirements of a particular device through buffer-
ing, level translation, amplification, etc.
Signature Analysis - A method whereby faults can be found
in bus-oriented digital systems by examining the time
histories of signals at particular nodes.
(Software) Simulator - A computer program that follows the
actions of a system in detail and that can be used for
debugging or testing.




Small-Scale Integration (SSI) - An integrated circuit with
a complexity of ten gates or less.
Snapshot - Record of the entire state of a system at a par-
ticular point in time.
(_Computer) Software - Computer programs
.
Software Interrupt - See Trap.
SOS - Silicon-on-sapphire, a faster MOS technology that uses
an insulating sapphire substrate.
Source Program - Computer program written in an assembly or
high-level language.
Space - The zero state on a serial data communications line.
SPDT Switch - Single-pole, double-throw switch with one common
line and two output lines.
SPST Switch - Single-pole, single-throw switch with one common
line and one output line.
Stack - A sequence of registers or memory locations that are
used in a last-in, first-out manner--that is, the last
data entered is the first to be removed and vice versa.
Stack Addressing - An addressing method whereby the data to
be used is in a stack.
Stack Frame - A contiguous data area allocated for every
activation of a routine; holds parameter values, local
variables, temporary variables and return linkage infor-
mation.
Stack Pointer - A register or memory location that is used to
address a stack.
Stand-Alone System - A computer system that does not require
a connection to another computer.
Standard Teletypewriter - A teletypewriter that operates
asynchronously at a rate of ten characters per second.
Standby (^ot Quiescent) Power - The amount of power required
to maintain the contents of a memory when it is not being
accessed.
Start Bit - A one-bit signal that indicates the start of data
transmission by an asynchronous device.
State Counter - A counter that contains the number of states
that have occurred in the current operation.
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Static Memory - A memory that does not change its contents
without external causes, opposite of dynamic memory.
Status Bit - See Condition Code.
Status Register (or Status Word) - A register whose contents
reflect the current status of the computer; may be the
same as condition code register.
Stop Bit - A one-bit signal that indicates the end of data
transmission by an asynchronous device.
Strobe - A one-bit signal that identifies or describes another
set of signals and that can be used to clock or enable a
register.
Structured Programming - A programming method whereby all
programs consist of structures from a limited but com-
plete set; each structure should have a single entry and
a single exit.
Subroutine - A subprogram that can be reached from more than
one place in a main program. The process of passing con-
trol from the main program to a subroutine is a "Subroutine
Call" and the mechanism is a "Subroutine Linkage." The
data and addresses that the main program makes available
to the subroutine are "Parameters," and the process of
making them available is called "Passing Parameters."
Subroutine Call - See Subroutine.
Synchro-To-Digital Converter - A device that converts an
analog angle to a corresponding digital value.
Synchronous Operation - Operating according to an overall
timing source, i.e., at regular intervals.
Synchronization - Making two signals operate according to
the same clocking signal.
Syntax - The rules governing sentence or statement structure
in a language.
Teleprinter - See Teletypewriter.
Teletypewriter CTTY) - A device containing a keyboard and a
serial printer that is often used in communications and
with computers.
Terminal - An input/output device at which data enters or
leaves a computer system.
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Time-Shared Bus - A bus that is used for different purposes
at different times.
Top-Down Design - A design method whereby the overall struc-
ture is designed first and parts of the structure are
subsequently defined in greater detail.
Trap - An instruction that forces a program to jump to a
specific address, often used to produce breakpoints or
to indicate hardware or software errors.
Tri-State (or Three-State) - Logic outputs with three possible
states- -high, low, and an inactive (high- impedance or
open-circuit) state that can be combined with other
similar outputs in a busing structure.
Tri-State Enable (or Select) - An input that, if not active,
forces the outputs of a tri-state device into the inactive
or open-circuit state.
TTL (Transistor-Transistor Logic) - The most widely used
bipolar technology for digital integrated circuits.
Popular variants include high-speed Schottky TTL and
low-power Schottky (or LS) TTL.
TTL-Compatible - Uses voltage levels that are within the
range of TTL devices and can be used with TTL devices
without level shifting, although buffering may be
necessary.
2-Key Rollover (2KR0) - Resolving two (but not more) simul-
taneous key closures into two consecutive output codes.
Two's Complement - A binary number that, when added to the
original number in a binary adder, produces a zero result.
The two's complement is the one's complement plus one.
Two's Complement Overflow - A situation in which a signed
arithmetic operation produces a result that cannot be
represented correctly- -that is, the magnitude overflows
into the sign bit.
Unbundling - Pricing certain types of software and services
separately from the hardware.
ULA ' Uncommitted Logic Array.
Universal Asynchronous Receiver/Transmitter (UART) - An LSI
device that acts as an interface between systems that




Universal Synchronous Receiver/Transmitter (USRT) - An LSI
device that acts as an interface between systems that
handle data in parallel and devices that handle in
synchronous serial form.
Urgency - The degree to which a process requires attention;
determined by the processes' priority.
Utility Program - A program that provides basic functions,
such as loading and saving programs, initiating program
execution, observing and changing the contents of memory
locations, or setting breakpoints and tracing.
UVPROM (or UVROM) - See EPROM.
Vectored Interrupt - An interrupt that provides the CPU with
an identification code that the CPU can use to transfer
control to the corresponding service routine.
VHSIC - Very-High-Speed- Integrated Circuits, project of DOD
to develop VLSI signal processors.
Very-Large-Scale Integration (VLSI) - An integrated circuit
(similar to LSI) with complexity equivalent to over
100,000 gate RAM chips by 1980 and million-gate chips
by the year 2000.
Volatile Memory - A memory that loses its contents when power
is removed.
Wired-OR - Connecting outputs together without gates to form
a busing structure; requires special outputs of which
only one is active at a time.
Word - The basic grouping of bits that the computer can
manipulate in a single cycle.
Word Length - The number of bits in the computer word,
usually the length of the computer's data bus and data
and instruction registers.
Working Register - See General-Purpose Register.
Zero Bit - A status bit that is one if the last operation
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